PIC12F1822T-I/SL View Datasheet(PDF) - Microchip Technology
Part Name
Description
Manufacturer
PIC12F1822T-I/SL Datasheet PDF : 398 Pages
| |||
PIC12F/LF1822/16F/LF1823
24.6.13.3 Bus Collision During a Stop
Condition
Bus collision occurs during a Stop condition if:
a) After the SDA pin has been deasserted and
allowed to float high, SDA is sampled low after
the BRG has timed out.
b) After the SCL pin is deasserted, SCL is sampled
low before SDA goes high.
The Stop condition begins with SDA asserted low.
When SDA is sampled low, the SCL pin is allowed to
float. When the pin is sampled high (clock arbitration),
the Baud Rate Generator is loaded with SSP1ADD and
counts down to 0. After the BRG times out, SDA is
sampled. If SDA is sampled low, a bus collision has
occurred. This is due to another master attempting to
drive a data ‘0’ (Figure 24-37). If the SCL pin is sampled
low before SDA is allowed to float high, a bus collision
occurs. This is another case of another master
attempting to drive a data ‘0’ (Figure 24-38).
FIGURE 24-38:
BUS COLLISION DURING A STOP CONDITION (CASE 1)
TBRG
TBRG
TBRG
SDA
SCL
SDA asserted low
SDA sampled
low after TBRG,
set BCL1IF
PEN
BCL1IF
P
’0’
SSP1IF
’0’
FIGURE 24-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)
TBRG
TBRG
TBRG
SDA
SCL
Assert SDA
SCL goes low before SDA goes high,
set BCL1IF
PEN
BCL1IF
P
’0’
SSP1IF
’0’
2010 Microchip Technology Inc.
Preliminary
DS41413A-page 271
Share Link: 