PIC16F87T/ML View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

PIC16F87T/ML

18/20/28-Pin Enhanced Flash MCUs with nanoWatt Technology

Microchip Technology 

PIC16F87/88

11.0 ADDRESSABLE UNIVERSAL

SYNCHRONOUS

ASYNCHRONOUS RECEIVER

TRANSMITTER (AUSART)

The Addressable Universal Synchronous Asynchronous

Receiver Transmitter (AUSART) module is one of the

two serial I/O modules. (AUSART is also known as a

Serial Communications Interface or SCI.) The AUSART

can be configured as a full-duplex asynchronous system

that can communicate with peripheral devices, such as

CRT terminals and personal computers, or it can be

configured as a half-duplex synchronous system that

can communicate with peripheral devices, such as A/D

or D/A integrated circuits, serial EEPROMs, etc.

The AUSART can be configured in the following

modes:

• Asynchronous (full-duplex)

• Synchronous – Master (half-duplex)

• Synchronous – Slave (half-duplex)

Bit SPEN (RCSTA<7>) and bits TRISB<5,2> have to

be set in order to configure pins, RB5/SS/TX/CK and

RB2/SDO/RX/DT, as the Addressable Universal

Synchronous Asynchronous Receiver Transmitter.

The AUSART module also has a multi-processor

communication capability, using 9-bit address

detection.

REGISTER 11-1:

TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)

R/W-0

R/W-0 R/W-0 R/W-0

U-0

R/W-0

R-1

R/W-0

CSRC

TX9

TXEN SYNC

—

BRGH TRMT TX9D

bit 7

bit 0

bit 7

CSRC: Clock Source Select bit

Asynchronous mode:

Don’t care.

Synchronous mode:

1 = Master mode (clock generated internally from BRG)

0 = Slave mode (clock from external source)

bit 6

TX9: 9-bit Transmit Enable bit

1 = Selects 9-bit transmission

0 = Selects 8-bit transmission

bit 5

TXEN: Transmit Enable bit

1 = Transmit enabled

0 = Transmit disabled

Note: SREN/CREN overrides TXEN in Sync mode.

bit 4

SYNC: AUSART Mode Select bit

1 = Synchronous mode

0 = Asynchronous mode

bit 3

Unimplemented: Read as ‘0’

bit 2

BRGH: High Baud Rate Select bit

Asynchronous mode:

1 = High speed

0 = Low speed

Synchronous mode:

Unused in this mode.

bit 1

TRMT: Transmit Shift Register Status bit

1 = TSR empty

0 = TSR full

bit 0

TX9D: 9th bit of Transmit Data, can be Parity bit

Legend:

R = Readable bit

-n = Value at POR

W = Writable bit

‘1’ = Bit is set

U = Unimplemented bit, read as ‘0’

‘0’ = Bit is cleared x = Bit is unknown

 2002-2013 Microchip Technology Inc.

DS30487D-page 97

Share Link: