PIC16LC71-20ESP View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

PIC16LC71-20ESP

8-Bit CMOS Microcontrollers with A/D Converter

Microchip Technology 

PIC16C71X

TABLE 4-2: PIC16C715 SPECIAL FUNCTION REGISTER SUMMARY (Cont.’d)

Address Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Value on: Value on all

POR, other resets

BOR, PER

(3)

Bank 1

80h(1) INDF

Addressing this location uses contents of FSR to address data memory (not a physical register) 0000 0000 0000 0000

81h

OPTION

RBPU INTEDG T0CS

T0SE

PSA

PS2

PS1

PS0 1111 1111 1111 1111

82h(1) PCL

Program Counter's (PC) Least Significant Byte

0000 0000 0000 0000

83h(1) STATUS

IRP(4)

RP1(4)

RP0

TO

PD

Z

DC

C

0001 1xxx 000q quuu

84h(1) FSR

Indirect data memory address pointer

xxxx xxxx uuuu uuuu

85h

TRISA

—

— PORTA Data Direction Register

--11 1111 --11 1111

86h

TRISB

PORTB Data Direction Register

1111 1111 1111 1111

87h

—

Unimplemented

—

—

88h

—

Unimplemented

—

—

89h

8Ah(1,2)

8Bh(1)

—

PCLATH

INTCON

Unimplemented

—

—

GIE

PEIE

—

T0IE

Write Buffer for the upper 5 bits of the PC

INTE

RBIE

T0IF

INTF

RBIF

—

—

---0 0000 ---0 0000

0000 000x 0000 000u

8Ch

PIE1

—

ADIE

—

—

—

—

—

—

-0-- ---- -0-- ----

8Dh

—

Unimplemented

—

—

8Eh

PCON

MPEEN

—

—

—

—

PER

POR

BOR u--- -1qq u--- -1uu

8Fh

—

Unimplemented

—

—

90h

—

Unimplemented

—

—

91h

—

Unimplemented

—

—

92h

—

Unimplemented

—

—

93h

—

Unimplemented

—

—

94h

—

Unimplemented

—

—

95h

—

Unimplemented

—

—

96h

—

Unimplemented

—

—

97h

—

Unimplemented

—

—

98h

—

Unimplemented

—

—

99h

—

Unimplemented

—

—

9Ah

—

Unimplemented

—

—

9Bh

—

Unimplemented

—

—

9Ch

—

Unimplemented

—

—

9Dh

—

Unimplemented

—

—

9Eh

—

Unimplemented

—

—

9Fh

ADCON1

—

—

—

—

—

—

PCFG1 PCFG0 ---- --00 ---- --00

Legend:

Note 1:

2:

3:

4:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.

Shaded locations are unimplemented, read as ‘0’.

These registers can be addressed from either bank.

The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose

contents are transferred to the upper byte of the program counter.

Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

The IRP and RP1 bits are reserved on the PIC16C715, always maintain these bits clear.

DS30272A-page 16

© 1997 Microchip Technology Inc.

Share Link: