DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PIC18LF4331T-IP View Datasheet(PDF) - Microchip Technology

Part Name
Description
Manufacturer
PIC18LF4331T-IP Datasheet PDF : 392 Pages
First Prev 261 262 263 264 265 266 267 268 269 270 Next Last
PIC18F2331/2431/4331/4431
REGISTER 23-5: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)
R/P-1
U
MCLRE(1)
bit 7
U
R/P-1
R/P-1
R/P-1
EXCLKMX(1) PWM4MX(1) SSPMX(1)
U
R/P-1
FLTAMX(1)
bit 0
Legend:
R = Readable bit
P = Programmable bit
-n = Value when device is unprogrammed
U = Unimplemented bit, read as ‘0’
U = Unchanged from programmed state
bit 7
bit 6-5
bit 4
bit 3
bit 2
bit 1
bit 0
MCLRE: MCLR Pin Enable bit(1)
1 = MCLR pin is enabled; RE3 input pin is disabled
0 = RE3 input pin is enabled; MCLR is disabled
Unimplemented: Read as ‘0
EXCLKMX: TMR0/T5CKI External Clock MUX bit(1)
1 = TMR0/T5CKI external clock input is multiplexed with RC3
0 = TMR0/T5CKI external clock input is multiplexed with RD0
PWM4MX: PWM4 MUX bit(1)
1 = PWM4 output is multiplexed with RB5
0 = PWM4 output is multiplexed with RD5
SSPMX: SSP I/O MUX bit(1)
1 = SCK/SCL clocks and SDA/SDI data are multiplexed with RC5 and RC4, respectively. SDO output
is multiplexed with RC7.
0 = SCK/SCL clocks and SDA/SDI data are multiplexed with RD3 and RD2, respectively. SDO output
is multiplexed with RD1.
Unimplemented: Read as ‘0
FLTAMX: FLTA MUX bit(1)
1 = FLTA input is multiplexed with RC1
0 = FLTA input is multiplexed with RD4
Note 1: Unimplemented in PIC18F2331/2431 devices; maintain this bit set.
DS39616D-page 268
2010 Microchip Technology Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]