PIC18LF4331T-I/SO View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

PIC18LF4331T-I/SO

28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D

Microchip Technology 

PIC18F2331/2431/4331/4431

26.4.3 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 26-5:

EXTERNAL CLOCK TIMING (ALL MODES EXCEPT PLL)

Q4

Q1

Q2

Q3

Q4

Q1

OSC1

CLKO

1

3

3

4

4

2

TABLE 26-4: EXTERNAL CLOCK TIMING REQUIREMENTS

Param.

No.

Symbol

Characteristic

Min

Max Units

Conditions

1A

1

2

3

4

Note 1:

FOSC

External CLKI Frequency(1)

DC

40

MHz EC, ECIO

Oscillator Frequency(1)

DC

4

MHz RC osc

0.1

4

MHz XT osc

4

25

MHz HS osc

4

10

MHz HS + PLL osc

5

200

kHz LP Osc mode

TOSC

External CLKI Period(1)

25

—

ns EC, ECIO

Oscillator Period(1)

250

—

ns RC osc

250

10,000

ns XT osc

25

250

ns HS osc

100

250

ns HS + PLL osc

25

—

s LP osc

TCY

Instruction Cycle Time(1)

100

—

ns TCY = 4/FOSC

TosL,

External Clock in (OSC1)

30

TosH

High or Low Time

2.5

—

ns XT osc

—

s LP osc

10

—

ns HS osc

TosR, External Clock in (OSC1)

—

TosF

Rise or Fall Time

—

20

ns XT osc

50

ns LP osc

—

7.5

ns HS osc

Instruction cycle period (TCY) equals four times the input oscillator time base period for all configurations

except PLL. All specified values are based on characterization data for that particular oscillator type under

standard operating conditions with the device executing code. Exceeding these specified limits may result

in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested

to operate at “min.” values with an external clock applied to the OSC1/CLKI pin. When an external clock

input is used, the “max.” cycle time limit is “DC” (no clock) for all devices.

DS39616D-page 346

 2010 Microchip Technology Inc.

Share Link: