PIC18F24K20-I/SO View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

PIC18F24K20-I/SO

28/40/44-Pin Flash Microcontrollers with nanoWatt XLP Technology

Microchip Technology 

PIC18F2XK20/4XK20

FIGURE 26-22: A/D CONVERSION TIMING

BSF ADCON0, GO

(Note 2)

131

Q4

130

A/D CLK 132

A/D DATA

9

8 7 .. . . . . 2

1

0

ADRES

ADIF

GO

SAMPLE

OLD_DATA

SAMPLING STOPPED

NEW_DATA

TCY

DONE

Note 1:

2:

If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts.

This allows the SLEEP instruction to be executed.

This is a minimal RC delay (typically 100 ns), which also disconnects the holding capacitor from the analog input.

TABLE 26-25: A/D CONVERSION REQUIREMENTS

Param

No.

Symbol

Characteristic

Min Max Units

Conditions

130 TAD

A/D Clock Period

0.7 25.0(1) s TOSC based,

-40C to +85C

0.7

4.0(1)

s TOSC based,

+85C to +125C

1.0

4.0

s FRC mode, VDD2.0V

131 TCNV Conversion Time

12

12

TAD

(not including acquisition time) (Note 2)

132 TACQ Acquisition Time (Note 3)

1.4

—

s VDD = 3V, Rs = 50

135 TSWC Switching Time from Convert  Sample

— (Note 4)

136 TDIS Discharge Time

2

2

TAD

Legend: TBD = To Be Determined

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES register may be read on the following TCY cycle.

3: The time for the holding capacitor to acquire the “New” input voltage when the voltage changes full scale

after the conversion (VDD to VSS or VSS to VDD). The source impedance (RS) on the input channels is 50

.

4: On the following cycle of the device clock.

DS41303G-page 402

 2010 Microchip Technology Inc.

Share Link: