PSD501B1-C-90UI View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
PSD501B1-C-90UI Datasheet PDF : 153 Pages
| |||
PSD5XX Family
Power
Management
Unit
(Cont.)
t Input Clock
The PSD5XX provides the option to turn off the clock inputs to save AC power
consumption. The clock input (CLKIN) is used as a source for driving the following
modules:
t ZPLD Array Clock Input
t ZPLD MacroCell Clock Flip Flop
t APD Counter Clock
t Counter/Timers Clock
During power down or if any of the modules are not being used the clock to these
modules should be disabled. To reduce AC power consumption, it is especially important
to disable the clock input to the ZPLDS array if it is not used as part of a logic equation.
The ZPLD Array Clock can be disabled by setting PMMR0 bit 5 (ZPLD ACLK). The ZPLD
MacroCell Clock Input can be disabled by setting PMMR0 bit 6 (ZPLD RCLK). The Timer
Clock can be disabled by setting PMMR0 bit 7 (TMR CLK). The APD Counter Clock
will be disabled automatically if Power Down or Sleep Mode is entered through the APD
unit. The input buffer of the CLKIN input will be disabled if bits 5 – 7 PMMR0 are set and
the APD has overflowed.
The Counter/Timers can operate in Sleep Mode if the TMR CLK bit is low, but the power
consumption will be based on the frequency of operation (CLKIN frequency).
Summary of PSD5XX Timing and Standby Current During Power Down
and Sleep Modes
PLD
Propagation
Delay
PLD
Recovery
Time To
Normal
Operation
Access
Time
Access
Recovery
Time To
Normal
Access
Power Down
Sleep
Normal t PD
(Note 1)
t LVDV2
(Note 2)
0
t LVDV3
(Note 3)
No Access
No Access
t LVDV
t LVDV1
NOTES: 1. Power Down does not affect the operation of the ZPLD. The ZPLD operation in this mode is based
only on the ZPLD_Turbo Bit.
2. In Sleep Mode any input to the ZPLD will have a propagation delay of tLVDV2.
3. PLD recovery time to normal operation after exiting Sleep Mode. An input to the ZPLD during the
transition will have a propagation delay time of tLVDV3.
Table 20. I/O Pin Status During Power Down And Sleep Mode
Port Configuration
Pin Status
I/O Port
ZPLD Output
Address Out
Data Port
Special Function Out
Peripheral I/O
Unchanged
Depend on Inputs to the ZPLD
Undefined
Tri-stated
Depending on Status of Clock Input
Tri-stated
62
Share Link: 