PSD801G1-C-70UI View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
PSD801G1-C-70UI Datasheet PDF : 110 Pages
| |||
PSD835G2
The
PSD835G2
Functional
Blocks
(cont.)
PSD8XX Family
9.2.2.6 Input Micro⇔Cells (IMCs)
The CPLD has 24 IMCs, one for each pin on Ports A, B, and C. The architecture of the IMC
is shown in Figure 14. The IMCs are individually configurable, and can be used as a latch,
register, or to pass incoming Port signals prior to driving them onto the PLD input bus. The
outputs of the IMCs can be read by the microcontroller through the internal data bus.
The enable for the latch and clock for the register are driven by a multiplexer whose inputs
are a product term from the CPLD AND array or the MCU address strobe (ALE/AS). Each
product term output is used to latch or clock four IMCs. Port inputs 3-0 can be controlled by
one product term and 7-4 by another.
Configurations for the IMCs are specified by PSDsoft. Outputs of the IMCs can be read by
the MCU via the IMC buffer. See the I/O Port section on how to read the IMCs.
IMCs can use the address strobe to latch address bits higher than A15. Any latched
addresses are routed to the PLDs as inputs.
IMCs are particularly useful with handshaking communication applications where two
processors pass data back and forth through a common mailbox. Figure 15 shows a typical
configuration where the Master MCU writes to the Port A Data Out Register. This, in turn,
can be read by the Slave MCU via the activation of the “Slave-Read” output enable product
term. The Slave can also write to the Port A IMCs and the Master can then read the IMCs
directly. Note that the “Slave-Read” and “Slave-Wr” signals are product terms that are
derived from the Slave MCU inputs RD, WR, and Slave_CS.
Figure 14. Input Micro⇔Cell
INTERNAL DATA BUS
INPUT MICRO⇔CELL _ RD
ENABLE (.OE)
OUTPUT
PT MICRO⇔CELLS A
AND
MICRO⇔CELL B
PT
DIRECTION
REGISTER
I/O PIN
PORT
DRIVER
FEEDBACK
MUX
QD
D FF
QD
G
LATCH
PT
MUX ALE/AS
INPUT MICRO⇔CELL
41
Share Link: 