ST92195B5 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
ST92195B5 Datasheet PDF : 22 Pages
| |||
ST92195B - ELECTRICAL CHARACTERISTICS
AC ELECTRICAL CHARACTERISTICS
PIN CAPACITANCE
(VDD= 5V +/-10%; TA= 0 to 70°C; unless otherwise specified))
Symbol
Parameter
Conditions
CIO
Pin Capacitance Digital Input/Output
Value
Unit
min
max
10
pF
CURRENT CONSUMPTION
(VDD= 5V +/-10%; TA= 0 to 70°C; unless otherwise specified)
Symbol
Parameter
Condition s
IDD1
IDDA1
IDD2
IDDA2
Run Mode Current
Run Mode Analog Current
(pin VDDA)
HALT Mode Current
HALT Mode Analog Current
(pin VDDA)
notes 1,2; all On
Timing Controller On
notes 1,4
notes 1,4
Value
Unit
min
typ.
max
70
100
mA
35
50
mA
10
100
µA
40
100
µA
Notes:
1. Port 0 is configured in push-pull output mode (output is high). Ports 2, 3, 4 and 5 are configured in bi-directional weak pull-up mode resistor.
The external CLOCK pin (OSCIN) is driven by a square wave external clock at 8 MHz. The internal clock prescaler is in divide-by-1 mode.
2. The CPU is fed by a 24 MHz frequency issued by the Main Clock Controller. VSYNC is tied to VSS, HSYNC is driven by a 15625Hz clock.
All peripherals working including Display.
3. The CPU is fed by a 24 MHz frequency issued by the Main Clock Controller. VSYNC is tied to VSS, HSYNC is driven by a 15625Hz clock.
The TDSRAM interface and the Slicers are working; the Display controller is not working.
4. VSYNC and HSYNC tied to VSS. External CLOCK pin (OSCIN) is hold low. All peripherals are disabled.
EXTERNAL INTERRUPT TIMING TABLE (rising or falling edge mode)
(VDD= 5V +/-10%; TA= 0 to 70°C; unless otherwise specified))
Symbol
Parameter
Conditions
INTCLK=24 MHz.
Value
Unit
min max
TwLR
TwHR
low level pulse width
high level pulse width
TpC+12
TpC+12
95
ns
95
ns
TpC is the INTCLK clock period.
15/22
Share Link: 