PSD954470MIT View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
PSD954470MIT Datasheet PDF : 110 Pages
| |||
PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2
Table 50. CPLD Macrocell Synchronous Clock Mode Timing (3V devices)
Symbol
Parameter
Conditions
-12
Min Max
-15
Min Max
-20
Min Max
PT
Aloc
Turbo Slew
Off rate1
Unit
Maximum
Frequency
External Feedback
1/(tS+tCO)
22.2
18.8
15.8
MHz
fMAX
Maximum
Frequency
Internal Feedback
(fCNT)
1/(tS+tCO–10)
28.5
23.2
18.8
MHz
Maximum
Frequency
Pipelined Data
1/(tCH+tCL)
40.0
33.3
31.2
MHz
tS
Input Setup Time
20
25
30
+ 4 + 20
ns
tH
Input Hold Time
0
0
0
ns
tCH
Clock High Time
Clock Input 15
15
16
ns
tCL
Clock Low Time
Clock Input 10
15
16
ns
tCO
Clock to Output
Delay
Clock Input
25
28
33
– 6 ns
tARD
CPLD Array Delay Any macrocell
25
29
33 + 4
ns
Minimum Clock
tMIN
Period2
tCH+tCL
25
29
32
ns
Note: 1. Fast Slew Rate output available on PA3-PA0, PB3-PB0, and PD2-PD0. Decrement times by given amount.
2. CLKIN (PD1) tCLCL = tCH + tCL.
82/110
Share Link: 