ST20CX View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST20CX

Instruction Set Reference Manual

STMicroelectronics 

diss

diss

disable skip

Code: 23 F0

Description: Disable a ‘skip’ guard in an alternative sequence. Areg is the offset

from the byte following the altend to the start of the guarded process and Breg is the

boolean guard. If this is the first ready guard then the value in Areg is stored in

workspace and Areg is set to true, otherwise Areg is set to false. Note that this

instruction should be used as part of an alternative sequence following an altwt or

taltwt instruction.

Definition:

if (Breg = false)

– boolean guard is false

Areg′ ← false

else if (word[Wptr @ pw.Temp] = NoneSelected.o)

Areg′ ← false

– this is the first ready guard

else

– another guard was selected

{

word′[Wptr @ pw.Temp] ← Areg

Areg′

← true

}

Breg′ ← Creg

Creg′ ← undefined

Error signals: none

Comments:

Secondary instruction.

Uses the pw.Temp slot in the process workspace.

See also: alt altend altwt enbs talt taltwt

73/212

®

Share Link: