DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ST6383 View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
ST6383 Datasheet PDF : 82 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
ST6380, ST6381, ST6382, ST6383, ST6388, ST6389
MEMORY SPACES (Cont’d)
1.3.4 Data RAM/EEPROM/OSD RAM
Addressing
In all members of the ST638x family 64 bytes of
data RAM are directly addressable in the data
space from 80h to BFh addresses. The additional
192 bytes of RAM, the 384 bytes of EEPROM, and
the OSD RAM can be addressed using the banks
of 64 bytes located between addresses 00h and
3Fh. The selection of the bank is done by pro-
gramming the Data RAM Bank Register (DRBR)
located at the E8h address of the Data Space. In
this way each bank of RAM, EEPROM or OSD
RAM can select 64 bytes at a time. No more than
one bank should be set at a time.
Data RAM Bank Register (DRBR)
Address: E8h - Write only
Reset Value: XXh
7
0
DRBR DRBR DRBR DRBR DRBR DRBR DRBR DRBR
7
6
5
4
3
2
1
0
DRBR7,DRBR1,DRBR0. These bits select the
EEPROM pages.
DRBR6, DRBR5. Each of these bits, when set, will
select one OSD RAM register page.
DRBR4,DRBR3,DRBR2. Each of these bits, when
set, will select one RAM page.
This register is undefined after reset.
Table 5 summarizes how to set the Data RAM
Bank Register in order to select the various banks
or pages.
Caution: This register contains at least one write
only bit. Single bit instructions (SET, RES, INC
and DEC) should not be used.
Note: Care is required when handling the DRBR
as it is write only. For this reason, it is not allowed
to change the DRBR contents while executing in-
terrupts drivers, as the driver cannot save and
than restore its previous content. If it is impossible
to avoid the writing of this register in interrupts
drivers, an image of this register must be saved in
a RAM location, and each time the program writes
the DRBR it writes also the image register. The im-
age register must be written first, so if an interrupt
occurs between the two instructions the DRBR is
not affected.
Table 5. Data RAM Bank Register Set-up
DRBR Value
Hex.
Binary
01h
0000 0001
02h
0000 0010
03h
0000 0011
81h
1000 0001
82h
1000 0010
83h
1000 0011
04h
0000 0100
08h
0000 1000
10h
0001 0000
20h
0010 0000
Selection
EEPROM Page 0
EEPROM Page 1
EEPROM Page 2
EEPROM Page 3
EEPROM Page 4
EEPROM Page 5
RAM Page 2
RAM Page 3
RAM Page 4
OSD Page 5
13/82

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]