ST72P264G2M6/XXX View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST72P264G2M6/XXX

8-BIT MCU WITH FLASH OR ROM MEMORY, ADC, TWO 16-BIT TIMERS, I2C, SPI, SCI INTERFACES

STMicroelectronics 

ST72260G, ST72262G, ST72264G

SERIAL PERIPHERAL INTERFACE (Cont’d)

11.4.6 Low Power Modes

Mode

WAIT

HALT

Description

No effect on SPI.

SPI interrupt events cause the Device to exit

from WAIT mode.

SPI registers are frozen.

In HALT mode, the SPI is inactive. SPI oper-

ation resumes when the Device is woken up

by an interrupt with “exit from HALT mode”

capability. The data received is subsequently

read from the SPIDR register when the soft-

ware is running (interrupt vector fetching). If

several data are received before the wake-

up event, then an overrun error is generated.

This error can be detected after the fetch of

the interrupt routine that woke up the Device.

11.4.6.1 Using the SPI to wake-up the Device

from Halt mode

In slave configuration, the SPI is able to wake-up

the Device from HALT mode through a SPIF inter-

rupt. The data received is subsequently read from

the SPIDR register when the software is running

(interrupt vector fetch). If multiple data transfers

have been performed before software clears the

SPIF bit, then the OVR bit is set by hardware.

Note: When waking up from Halt mode, if the SPI

remains in Slave mode, it is recommended to per-

form an extra communications cycle to bring the

SPI from Halt mode state to normal state. If the

SPI exits from Slave mode, it returns to normal

state immediately.

Caution: The SPI can wake-up the Device from

Halt mode only if the Slave Select signal (external

SS pin or the SSI bit in the SPICSR register) is low

when the Device enters Halt mode. So if Slave se-

lection is configured as external (see Section

11.4.3.2), make sure the master drives a low level

on the SS pin when the slave enters Halt mode.

11.4.7 Interrupts

Interrupt Event

Event

Flag

SPI End of Trans-

fer Event

SPIF

Master Mode

Fault Event

MODF

Overrun Error

OVR

Enable

Control

Bit

SPIE

Exit

from

Wait

Yes

Yes

Yes

Exit

from

Halt

Yes

No

No

Note: The SPI interrupt events are connected to

the same interrupt vector (see Interrupts chapter).

They generate an interrupt if the corresponding

Enable Control Bit is set and the interrupt mask in

the CC register is reset (RIM instruction).

81/171

Share Link: