DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ST72F321AR9TC View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
ST72F321AR9TC Datasheet PDF : 185 Pages
First Prev 171 172 173 174 175 176 177 178 179 180 Next Last
ST72321
15 IMPORTANT NOTES
15.1 Silicon Identification
This section refers to ST72F321/ST72321 devices
shown in Table 30 and Table 31. They are identifi-
able both by the last letter of the Trace code
marked on the device package and by the last 3
digits of the Internal Sales Type printed on the
box label.
Table 30. Flash Device Identification
Part
Number
ST72F321
xxxx
ST72F321
xxxx
Trace Code
marked on device
“xxxxxxxxxQ”
(current revision)
“xxxxxxxxxS”
Internal Sales Type
on box label
72F321xxxx$A2
72F321xxxx$U2
72F321xxxx$U8
Table 31. ROM Device Identification
Part
Number
ST72321x
xxx
ST72321x
xxx
Trace Code
marked on device
“xxxxxxxxxX”
(current revision)
“xxxxxxxxxY”
Internal Sales Type
on box label
72321xxxx/xxx$U4
72321xxxx/xxx$U3
15.2 ALL FLASH AND ROM DEVICES
15.2.1 External RC option
The External RC clock source option described in
previous datasheet revisions is no longer support-
ed and has been removed from this specification.
15.2.2 CSS Function
The Clock Security System function is not guaran-
teed. The features described in Section 6.4.3 are
subject to revision.
15.2.3 Safe Connection of OSC1/OSC2 Pins
The OSC1 and/or OSC2 pins must not be left un-
connected otherwise the ST7 main oscillator may
start and, in this configuration, could generate an
fOSC clock frequency in excess of the allowed
maximum (>16MHz.), putting the ST7 in an un-
safe/undefined state. Refer to Section 6.2 on page
24.
15.2.4 Unexpected Reset Fetch
If an interrupt request occurs while a "POP CC" in-
struction is executed, the interrupt controller does
not recognise the source of the interrupt and, by
default, passes the RESET vector address to the
CPU.
Workaround
To solve this issue, a "POP CC" instruction must
always be preceded by a "SIM" instruction.
15.2.5 Internal RC Oscillator with LVD
The internal RC can only be used if LVD is ena-
bled.
15.2.6 Read-out protection with LVD
The LVD is not supported if the read-out protection
is enabled.
15.2.7 16-bit Timer PWM Mode
In PWM mode, the first PWM pulse is missed after
writing the value FFFCh in the OC1R register
(OC1HR, OC1LR). It leads to either full or no PWM
during a period, depending on the OLVL1 and
OLVL2 settings.
180/185

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]