ST72F521R9TC View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
ST72F521R9TC
STMicroelectronics
ST72F521R9TC Datasheet PDF : 211 Pages
| |||
ST72521
12.4 SUPPLY CURRENT CHARACTERISTICS
The following current consumption specified for the ST7 functional operating modes over temperature
range does not take into account the clock source current consumption. To get the total device consump-
tion, the two current values must be added (except for HALT mode for which the clock is stopped).
12.4.1 RUN and SLOW Modes (Flash devices)
Symbol
Parameter
Conditions
Typ Max 1) Unit
Supply current in RUN mode 2)
(see Figure 85)
IDD
Supply current in SLOW mode 2)
(see Figure 86)
fOSC=2MHz, fCPU=1MHz
fOSC=4MHz, fCPU=2MHz
fOSC=8MHz, fCPU=4MHz
fOSC=16MHz, fCPU=8MHz
fOSC=2MHz, fCPU=62.5kHz
fOSC=4MHz, fCPU=125kHz
fOSC=8MHz, fCPU=250kHz
fOSC=16MHz, fCPU=500kHz
1.3
3.0
2.0
3.6
5.0
8.0
mA
7.1 15.0
0.6
2.7
0.7
0.8
3.0
3.6
mA
1.1
4.0
Figure 85. Typical IDD in RUN vs. fCPU
Figure 86. Typical IDD in SLOW vs. fCPU
9
8MHz
4MHz
8
2MHz
7
1MHz
6
5
4
3
2
1
0
3.2
3.6
4
4.4
4.8
5.2
5.5
Vdd (V)
1.20
500kHz
250kHz
1.00
125kHz
62.5kHz
0.80
0.60
0.40
0.20
0.00
3.2
3.6
4
4.4
4.8
5.2
5.5
Vdd (V)
Notes:
1. Data based on characterization results, tested in production at VDD max. and fCPU max.
2. Measurements are done in the following conditions:
- Progam executed from RAM, CPU running with RAM access. The increase in consumption when executing from Flash
is 50%.
- All I/O pins in input mode with a static value at VDD or VSS (no load)
- All peripherals in reset state.
- CSS and LVD disabled.
- Clock input (OSC1) driven by external square wave.
- In SLOW and SLOW WAIT mode, fCPU is based on fOSC divided by 32.
To obtain the total current consumption of the device, add the clock source (Section 12.5.3 and Section 12.5.4) and the
peripheral power consumption (Section 12.4.7).
167/211
Share Link: 