ST7PMC2S7B6 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST7PMC2S7B6

8-bit MCU with nested interrupts, Flash, 10-bit ADC, brushless motor control, five timers, SPI, LINSCI™

STMicroelectronics 

ST7MC1xx/ST7MC2xx

MOTOR CONTROLLER (Cont’d)

Effect on PWM generator: the PWM generator

12-bit counter is reset as soon as CKE = 0; this en-

sures that the PWM signals start properly in all

cases. When these bits are set, all registers with

preload on Update event are transferred to active

registers.

Bit 5 = SR: Sensor ON/OFF.

0: Sensorless mode

1: Position Sensor mode

Table 57. Sensor Mode Selection

SR

bit

Mode

0

Sensors

not used

1

Sensors

used

OS[2:0]

bits

OS[2:0]

bits

enabled

OS1

disabled

Behaviour of the output

PWM

“Between Cn&D” behaviour,

“between D&Z” behaviour

and “between Z&Cn+1” be-

haviour

“Between Cn&Z” behaviour

and “between Z&Cn+1” be-

haviour

See also Table 61 and Table 62

Bit 4 = DAC: Direct Access to phase state register.

0: No Direct Access (reset value). In this mode the

preload value of the MPHST and MCRB regis-

ters is taken into account at the C event.

1: Direct Access enabled. In this mode, write a val-

ue in the MPHST register to access the outputs

directly.

Note: In Direct Access Mode (DAC bit is set in

MCRA register), a C event is generated as soon

as there is a write access to the OO[5:0] bits in

MPHST register. In this case, the PWM low/high

selection is done by the OS0 bit in the MCRB

register.

Table 58. DAC Bit Meaning

MOE

bit

0

1

1

DAC

bit

x

0

1

Effect on Output

Reset state depending on the option

bit

Standard

running mode.

MPHST register value (depending on

MPOL, MPAR register values and

PWM setting) see Table 74

Bit 3 = V0C1: Voltage/Current Mode

0: Voltage Mode

1: Current Mode

Bit 2 = SWA: Switched/Autoswitched Mode

0: Switched Mode

1: Autoswitched Mode

Note 1 : after reset, in autoswitched mode (SWA

=1) , the motor control peripheral is waiting for a C

commutation event.

Note 2: After reset, a C event is immediately gen-

erated when CKE and SWA are simultaneaously

set due to a nil value of MCOMP.

Bit 1 = PZ: Protection from parasitic Zero-crossing

event detection

0: Protection disabled

1: Protection enabled

Note: If the PZ bit is set, the Z event filter

(ZEF[3:0] in the MZFR register is ignored.

Bit 0 = DCB: Data Capture bit

0: Use MZPRV (ZN-1) for multiplication

1: Use MZREG (ZN) for multiplication

Table 59. Multiplier Result

DCB bit

0

1

Commutation Delay

MCOMP = MWGHT x MZPRV / 256

MCOMP = MWGHT x MZREG / 256

211/309

1

Share Link: