GENERAL DESCRIPTION
Group F
Page
Dec.
3
Block
I/O
Port
4
I/O
Port
5
9
MFT
10
11
STIM
MMU
21
EXTMI
Reg.
No.
R240
R241
R242
R244
R245
R246
R240
R241
R242
R243
R248
R240
R241
R242
R243
R244
R245
R246
R247
R248
R249
R250
R251
R252
R253
R254
R255
R240
R241
R242
R243
R240
R241
R242
R243
R244
R248
R249
R246
Register
Name
P4C0
P4C1
P4C2
P5C0
P5C1
P5C2
DCPR
DAPR
T_IVR
IDCR
IOCR
REG0HR
REG0LR
REG1HR
REG1LR
CMP0HR
CMP0LR
CMP1HR
CMP1LR
TCR
TMR
T_ICR
PRSR
OACR
OBCR
T_FLAGR
IDMR
STH
STL
STP
STC
DPR0
DPR1
DPR2
DPR3
CSR
ISR
DMASR
EMR2
Description
Port 4 Configuration Register 0
Port 4 Configuration Register 1
Port 4 Configuration Register 2
Port 5 Configuration Register 0
Port 5 Configuration Register 1
Port 5 Configuration Register 2
DMA Counter Pointer Register
DMA Address Pointer Register
Interrupt Vector Register
Interrupt/DMA Control Register
I/O Connection Register
Capture Load Register 0 High
Capture Load Register 0 Low
Capture Load Register 1 High
Capture Load Register 1 Low
Compare 0 Register High
Compare 0 Register Low
Compare 1 Register High
Compare 1 Register Low
Timer Control Register
Timer Mode Register
External Input Control Register
Prescaler Register
Output A Control Register
Output B Control Register
Flags Register
Interrupt/DMA Mask Register
Counter High Byte Register
Counter Low Byte Register
Standard Timer Prescaler Register
Standard Timer Control Register
Data Page Register 0
Data Page Register 1
Data Page Register 2
Data Page Register 3
Code Segment Register
Interrupt Segment Register
DMA Segment Register
External Memory Register 2
Reset
Value
Hex.
Doc.
Page
00
00
00
69
00
00
00
xx 108
xx 109
xx 109
C7 110
FC 110
xx 101
xx 101
xx 101
xx 101
00 101
00 101
00 101
00 101
0x 102
00 103
0x 104
00 104
xx 105
xx 106
00 107
00 108
FF 86
FF 86
FF 86
14
86
00
39
01
39
02
39
83
39
00
40
x0
40
x0
40
0F
58
21/268