QL6500-4PS672M View Datasheet(PDF) - QuickLogic Corporation

Part Name

Description

Manufacturer

QL6500-4PS672M

Combining performance,density, and embedded RAM.

QuickLogic Corporation 

Eclipse Family Data Sheet Rev. F

Clock Networks

Global Clocks

There are eight global clock networks in the Eclipse device family. Global clocks can drive logic cell, I/O, and

RAM blocks in the device. Five global clocks have access to a Quad Net (local clock network) connection with

a programmable connection to the register inputs. Global clock pins are 2.5 V, LVCMOS2, compliant.

Figure 9: Global Clock Methodology

Quad Net

Global Clock Net

CLK Pin

12

•

•••

••

www.quicklogic.com

© 2007 QuickLogic Corporation

Share Link: