XE8806ARI000 View Datasheet(PDF) - Semtech Corporation
Part Name
Description
Manufacturer
XE8806ARI000 Datasheet PDF : 143 Pages
| |||
XE8806A/XE8807A
When the capture function is active, the A and B counters can either upcount or downcount. They do not count
circularly: they restart at zero or at the maximal value (either 0xFF when not cascaded or 0xFFFF when cascaded)
when respectively an overflow or an underflow condition occurs in the counting. The capture function is also active
on the counters when used to generate PWM signals.
CapFunc(1:0) in register RegCntConfig2 determines if the capture function is enabled or not and selects which
edges of the capture signal source are valid for the capture operation. The source of the capture signal can be
selected by setting CapSel(1:0) in the RegCntConfig2 register. For all sources, rising, falling or both edge
sensitivity can be selected. Table 17-15 shows the capture condition as a function of the setting of these
configuration bits.
CapSel(1:0)
11
10
01
00
Selected capture signal
1K
16 K
PA3
PA2
CapFunc
00
01
10
11
00
01
10
11
00
01
10
11
00
01
10
11
Selected condition
Capture disabled
Rising edge
Falling edge
Both edges
Capture disabled
Rising edge
Falling edge
Both edges
Capture disabled
Rising edge
Falling edge
Both edges
Capture disabled
Rising edge
Falling edge
Both edges
Capture condition
-
1 K rising edge
1 K falling edge
2K
-
16 K rising edge
16 K falling edge
32 K
-
PA3 rising edge
PA3 falling edge
PA3 both edges
-
PA2 rising edge
PA2 falling edge
PA2 both edges
Table 17-15: Capture condition selection
CapFunc(1:0) and CapSel(1:0) can be modified only when the counters are stopped otherwise data may be
corrupted during one counter clock cycle.
Due to the synchronization mechanism of the shadow registers and depending on the frequency ratio between the
capture and counter clocks, the interrupts may be generated one or only two counter clock pulses after the effective
capture condition occurred. When the counters A and B are not cascaded and do not operate on the same clock,
the interruptions on IrqA and IrqB which inform that the capture condition was met, may appear at different
moments. In this case, the processor should read the shadow register associated to a counter only if the
interruption related to this counter has been detected.
An edge is detected on the capture signals only if the minimal pulse widths of these signals in the low and high
states are higher than a period of the counter clock source.
17.12 Specifications
Parameter
Min
Typ
Pulse width in the low and high states for
500
an external clock source, frequency
division by 2 disabled
125
Pulse width in the low and high states for
100
an external clock source, frequency
division by 2 enabled
25
Pulse width of external capture signals
1
fckcnt
Max Unit
ns
ns
ns
ns
s
Table 17-16: Timing specifications for the counters
Conditions
@ 1.2V
@ 2.4V
@ 1.2V
@ 2.4V
© Semtech 2006
17-10
www.semtech.com
Share Link: 