MC9S08SH8CSC View Datasheet(PDF) - Freescale Semiconductor
Part Name
Description
Manufacturer
MC9S08SH8CSC Datasheet PDF : 341 Pages
| |||
Chapter 17 Development Support
17.4.3.7 Debug Control Register (DBGC)
This register can be read or written at any time.
R
W
Reset
7
DBGEN
0
6
ARM
5
4
3
2
TAG
BRKEN
RWA
RWAEN
0
0
0
0
0
Figure 17-7. Debug Control Register (DBGC)
1
RWB
0
0
RWBEN
0
Table 17-4. DBGC Register Field Descriptions
Field
7
DBGEN
6
ARM
5
TAG
4
BRKEN
3
RWA
2
RWAEN
1
RWB
0
RWBEN
Description
Debug Module Enable — Used to enable the debug module. DBGEN cannot be set to 1 if the MCU is secure.
0 DBG disabled
1 DBG enabled
Arm Control — Controls whether the debugger is comparing and storing information in the FIFO. A write is used
to set this bit (and ARMF) and completion of a debug run automatically clears it. Any debug run can be manually
stopped by writing 0 to ARM or to DBGEN.
0 Debugger not armed
1 Debugger armed
Tag/Force Select — Controls whether break requests to the CPU will be tag or force type requests. If
BRKEN = 0, this bit has no meaning or effect.
0 CPU breaks requested as force type requests
1 CPU breaks requested as tag type requests
Break Enable — Controls whether a trigger event will generate a break request to the CPU. Trigger events can
cause information to be stored in the FIFO without generating a break request to the CPU. For an end trace, CPU
break requests are issued to the CPU when the comparator(s) and R/W meet the trigger requirements. For a
begin trace, CPU break requests are issued when the FIFO becomes full. TRGSEL does not affect the timing of
CPU break requests.
0 CPU break requests not enabled
1 Triggers cause a break request to the CPU
R/W Comparison Value for Comparator A — When RWAEN = 1, this bit determines whether a read or a write
access qualifies comparator A. When RWAEN = 0, RWA and the R/W signal do not affect comparator A.
0 Comparator A can only match on a write cycle
1 Comparator A can only match on a read cycle
Enable R/W for Comparator A — Controls whether the level of R/W is considered for a comparator A match.
0 R/W is not used in comparison A
1 R/W is used in comparison A
R/W Comparison Value for Comparator B — When RWBEN = 1, this bit determines whether a read or a write
access qualifies comparator B. When RWBEN = 0, RWB and the R/W signal do not affect comparator B.
0 Comparator B can match only on a write cycle
1 Comparator B can match only on a read cycle
Enable R/W for Comparator B — Controls whether the level of R/W is considered for a comparator B match.
0 R/W is not used in comparison B
1 R/W is used in comparison B
MC9S08SH8 MCU Series Data Sheet, Rev. 3
286
Freescale Semiconductor
Share Link: 