DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PF48F4000P0VB00 View Datasheet(PDF) - Intel

Part Name
Description
Manufacturer
PF48F4000P0VB00 Datasheet PDF : 102 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
1-Gbit P30 Family
Table 16. AC Read Specifications for 64/128-Mbit Densities (Sheet 2 of 2)
Num
Symbol
Parameter
Min
Max
Unit
Notes
R305
tCHQX
Output hold from CLK
3
-
ns
1,5
R306
tCHAX
Address hold from CLK
10
-
ns
1,4,5
R307
tCHTV
CLK to WAIT valid
-
20
ns
1,5
R311
tCHVL
CLK Valid to ADV# Setup
3
-
ns
1
R312
tCHTX
WAIT Hold from CLK
3
-
ns
1,5
NOTES:
1.
See Figure 13, “AC Input/Output Reference Waveform†on page 33 for timing measurements and max allowable input
slew rate.
2.
OE# may be delayed by up to tELQV – tGLQV after CE#’s falling edge without impact to tELQV.
3.
Sampled, not 100% tested.
4.
Address hold in synchronous burst mode is tCHAX or tVHAX, whichever timing specification is satisfied first.
5.
Applies only to subsequent synchronous reads.
6.
See your local Intel representative for designs requiring higher than 40 MHz synchronous operation.
Table 17. AC Read Specifications for 256/512-Mbit and 1-Gbit Densities (Sheet 1 of 2)
Num
Symbol
Parameter
Speed
Min
Max
Unit
Notes
Asynchronous Specifications
R1
tAVAV
Read cycle time
R2
tAVQV
Address to output valid
R3
tELQV
CE# low to output valid
Vcc = 1.8 V – 2.0 V
85
-
ns
Vcc = 1.7 V – 2.0 V
88
-
Vcc = 1.8 V – 2.0 V
-
Vcc = 1.7 V – 2.0 V
-
85
ns
88
Vcc = 1.8 V – 2.0 V
-
Vcc = 1.7 V – 2.0 V
-
85
ns
88
R4
tGLQV
OE# low to output valid
R5
tPHQV
RST# high to output valid
R6
tELQX
CE# low to output in low-Z
R7
tGLQX
OE# low to output in low-Z
R8
tEHQZ
CE# high to output in high-Z
R9
tGHQZ
OE# high to output in high-Z
R10
tOH
Output hold from first occurring address, CE#, or OE# change
R11
tEHEL
CE# pulse width high
R12
tELTV
CE# low to WAIT valid
R13
tEHTZ
CE# high to WAIT high-Z
R15
tGLTV
OE# low to WAIT valid
R16
tGLTX
OE# low to WAIT in low-Z
R17
tGHTZ
OE# high to WAIT in high-Z
Latching Specifications
-
25
ns
1,2
-
150
ns
1
0
-
ns
1,3
0
-
ns
1,2,3
-
24
ns
-
24
ns
1,3
0
-
ns
20
-
ns
1
-
17
ns
-
20
ns
1,3
-
17
ns
1
0
-
ns
1,3
-
20
ns
April 2005
36
Intel StrataFlash® Embedded Memory (P30)
Order Number: 306666, Revision: 001
Datasheet

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]