STM32F051T8 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

STM32F051T8

ARM®-based 32-bit MCU, 16 to 64 KB Flash, 11 timers, ADC, DAC and communication interfaces, 2.0-3.6 V

STMicroelectronics 

STM32F051x4 STM32F051x6 STM32F051x8

Electrical characteristics

Table 45. ESD absolute maximum ratings

Symbol

Ratings

Conditions

Packages

VESD(HBM)

Electrostatic discharge voltage

(human body model)

TA = +25 °C, conforming

to JESD22-A114

All

VESD(CDM)

Electrostatic discharge voltage

(charge device model)

TA = +25 °C, conforming

to ANSI/ESD STM5.3.1

All

1. Data based on characterization results, not tested in production.

Class

2

C3

Maximum

value(1)

2000

250

Unit

V

V

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up

performance:

• A supply overvoltage is applied to each power supply pin.

• A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 46. Electrical sensitivities

Symbol

Parameter

Conditions

LU

Static latch-up class TA = +105 °C conforming to JESD78A

Class

II level A

6.3.13

I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below VSS or

above VDDIOx (for standard, 3.3 V-capable I/O pins) should be avoided during normal

product operation. However, in order to give an indication of the robustness of the

microcontroller in cases when abnormal injection accidentally happens, susceptibility tests

are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting

current into the I/O pins programmed in floating input mode. While current is injected into

the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher

than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out

of the -5 µA/+0 µA range) or other functional failure (for example reset occurrence or

oscillator frequency deviation).

The characterization results are given in Table 47.

Negative induced leakage current is caused by negative injection and positive induced

leakage current is caused by positive injection.

DocID022265 Rev 7

69/122

90

Share Link: