DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STM8S003K3U6CTR View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
STM8S003K3U6CTR Datasheet PDF : 103 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
Pinouts and pin descriptions
STM8S003F3 STM8S003K3
Table 5. STM8S003K3 descriptions (continued)
Input
Output
Pin name
Default
alternate
function
Alternate
function
after remap
[option bit]
Timer 1 -
21
PC4/TIM1_CH4/C
LK_CCO
I/O
X
X
X HS O3 X
X
Port C4
channel
4/configurable
-
clock output
22 PC5/SPI_SCK I/O X X X HS O3 X X Port C5 SPI clock
-
23 PC6/SPI_MOSI
I/O X
X
X HS O3 X
X
Port C6
SPI master
out/slave in
-
24 PC7/SPI_MISO
I/O X
X
X HS O3 X
X
Port C7
SPI master in/
slave out
-
25
PD0/[TIM1_BKIN
[CLK_CCO]
I/O
X
X
X HS O3 X
X
Port D0
Timer 1 - break
input
Configurable
clock output
[AFR5]
26 PD1/SWIM(4)
I/O X
X
X HS O4 X
X
Port D1
SWIM data
interface
-
27
PD2
[TIM2_CH3]
I/O X X X HS O3 X X Port D2
Timer 2 -
-
channel 3
[AFR1]
28
PD3/TIM2_CH2
[ADC_ETR]
Timer 2 -
I/O X X X HS O3 X X Port D3 channel 2/ADC
external trigger
-
29
PD4/BEEP/
TIM2_CH1
Timer 2 -
I/O X X X HS O3 X X Port D4 channel
-
1/BEEP output
30 PD5/ UART1_TX I/O X
X
X HS O3 X
X
Port D5
UART1 data
transmit
-
31 PD6/ UART1_RX I/O X
X
X HS O3 X
X
Port D6
UART1 data
receive
-
32
PD7/TLI
[TIM1_CH4]
I/O X
X
X HS O3 X
X
Port D7
Top level
interrupt
Timer 1 -
channel 4
[AFR6]
1. I/O pins used simultaneously for high-current source/sink must be uniformly spaced around the package. In
addition, the total driven current must respect the absolute maximum ratings given in Section 9: Electrical
characteristics.
2. When the MCU is in Halt/Active-halt mode, PA1 is automatically configured in input weak pull-up and
cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is
recommended to use PA1 only in input mode if Halt/Active-halt is used in the application.
3. In the open-drain output column, "T" defines a true open-drain I/O (P-buffer, weak pull-up, and protection
diode to VDD are not implemented).
4. The PD1 pin is in input pull-up during the reset phase and after the internal reset release.
24/103
DS7147 Rev 10

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]