DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PIC16F1503T-I View Datasheet(PDF) - Microchip Technology

Part Name
Description
Manufacturer
PIC16F1503T-I
Microchip
Microchip Technology 
PIC16F1503T-I Datasheet PDF : 352 Pages
First Prev 121 122 123 124 125 126 127 128 129 130 Next Last
PIC16(L)F1503
15.4 ADC Acquisition Requirements
For the ADC to meet its specified accuracy, the charge
holding capacitor (CHOLD) must be allowed to fully
charge to the input channel voltage level. The Analog
Input model is shown in Figure 15-4. The source
impedance (RS) and the internal sampling switch (RSS)
impedance directly affect the time required to charge
the capacitor CHOLD. The sampling switch (RSS)
impedance varies over the device voltage (VDD), refer
to Figure 15-4. The maximum recommended
impedance for analog sources is 10 k. As the
source impedance is decreased, the acquisition time
may be decreased. After the analog input channel is
selected (or changed), an ADC acquisition must be
done before the conversion can be started. To calculate
the minimum acquisition time, Equation 15-1 may be
used. This equation assumes that 1/2 LSb error is used
(1,024 steps for the ADC). The 1/2 LSb error is the
maximum error allowed for the ADC to meet its
specified resolution.
EQUATION 15-1: ACQUISITION TIME EXAMPLE
Assumptions: Temperature = 50°C and external impedance of 10k5.0V VDD
TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
= TAMP + TC + TCOFF
= 2µs + TC + Temperature - 25°C0.05µs/°C
The value for TC can be approximated with the following equations:
VAPPLI
ED
1
---2---n----+--1--1----------1--
=
VCHOLD
VAPP
LIED
1
e-R---T--C-C--
=
VCHOLD
;[1] VCHOLD charged to within 1/2 lsb
;[2] VCHOLD charge response to VAPPLIED
VAPPLI
ED
1
e-R---T-C--c-
=
VA
PP
L
I
E
D
1
---2---n----+--1--1----------1--
;combining [1] and [2]
Note: Where n = number of bits of the ADC.
Solving for TC:
TC = CHOLDRIC + RSS + RSln(1/2047)
= 12.5pF1k+ 7k+ 10kln(0.0004885)
= 1.72µs
Therefore:
TACQ = 2µs + 1.72µs + 50°C- 25°C0.05µs/°C
= 4.97µs
Note 1: The reference voltage (VRPOS) has no effect on the equation, since it cancels itself out.
2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
3: The maximum recommended impedance for analog sources is 10 k. This is required to meet the pin
leakage specification.
DS40001607D-page 124
2011-2015 Microchip Technology Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]