ZPSD311V-B-20UI View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
ZPSD311V-B-20UI Datasheet PDF : 85 Pages
| |||
PSD3XX Family
16.0
Power
Management
(cont.)
All the inputs shown, except CSI, go to the PAD logic. These signals must be taken into
consideration when calculating the composite frequency. Before we make the calculation,
let’s establish the following conditions:
• The input with the highest frequency is ALE, which is 2 MHz. So our base period is
500 nsec for this example.
• Only the address information from the multiplexed signals AD0-AD7 reach the PAD
logic because of the internal address latch. Signal transitions from data on AD0-AD7
do not reach the PADs.
• The three inputs (Int, Sel, or Rdy) change state very infrequently relative to the 80C31
bus signals.
Now, lets assume the following is a snapshot in time of all the input signals during a typical
80C31 bus cycle. We’ll use a code fetch as an example since that happens most often.
) ONE TYPICAL 80C31 BUS CYCLE (2 MHz, 500 nsec)
ct(s ALE
rodu PSEN
P t(s) AD0-AD7
lete uc A8-A15
so rod INT
b P SEL
) - O lete RDY
ADDR
1
2
DATA
< 25 nsec
3
ct(s bso FOUR DISTINCT
u OTRANSITIONS
Prod t(s) - The calculation of the composite frequency is as follows:
te c • There are four distinct transitions (first four dotted lines) within the base period of
le du 500 nsec. These first four transitions all count toward the final composite frequency.
so ro• The transition at (1) in the diagram does not count as a distinct transition because it is
within 25 nsec of a neighboring transition (use 50 nsec for a ZPSD3XXV device).
b P • Transition (2) above does not add to the composite frequency because only the
O te internally latched address signals reach the PADs, the data signal transitions do not.
le • The transition at (3) just happens to appear in this snapshot, but its frequency is so
o low that it is not a significant contributor to the overall composite frequency, and will
s not be used.
Ob • Divide the 500 nsec base period by the four (distinct transitions), yielding 125 nsec.
1/125 nsec = 8 MHz.
• Use 8 MHz as the composite frequency of PAD inputs when calculating current
consumption. (See the next section for a sample current calculation.)
16.6 Loading on I/O pins
A final consideration when calculating the current usage for the entire PSD device is the
loading on I/O pins. All specifications for PSD current consumption in this document
assume zero current flowing through PSD I/O pins (including ADIO). I/O current is dictated
by the individual design implementation, and must be calculated by the designer. Be aware
that I/O current is a function of loading on the pins and the frequency at which the signals
toggle.
33
Share Link: 