PSD3XX Family
PSD3XX ZPSD3XX ZPSD3XXV
PSD3XXR ZPSD3XXR ZPSD3XXRV
Low Cost Microcontroller Peripherals
Table of Contents
1 Introduction ...........................................................................................................................................................1
2 Notation ................................................................................................................................................................2
3 Key Features ........................................................................................................................................................4
4 PSD3XX Family Feature Summary ......................................................................................................................5
5 Partial Listing of Microcontrollers Supported ........................................................................................................6
6 Applications ..........................................................................................................................................................6
7 ZPSD Background ................................................................................................................................................6
7.1 Integrated Power ManagementTM Operation .............................................................................................7
8 Operating Modes (MCU Configurations) ............................................................................................................10
9 Programmable Address Decoder (PAD).............................................................................................................12
10 I/O Port Functions ...............................................................................................................................................15
10.1 CSIOPORT Registers..............................................................................................................................15
) 10.2 Port A (PA0-PA7).....................................................................................................................................16
t(s 10.2.1 Port A (PA0-PA7) in Multiplexed Address/Data Mode................................................................16
c 10.2.2 Port A (PA0-PA7) in Non-Multiplexed Address/Data Mode ........................................................17
u 10.3 Port B (PB0-PB7).....................................................................................................................................18
d 10.3.1 Port B (PA0-PA7) in Multiplexed Address/Data Mode................................................................18
ro 10.3.2 Port B (PA0-PA7) in Non-Multiplexed Address/Data Mode ........................................................19
P 10.4 Port C (PC0-PC2) ....................................................................................................................................20
te 10.5 ALE/AS Input Pin .....................................................................................................................................20
le 11 PSD Memory ......................................................................................................................................................21
o 11.1 EPROM....................................................................................................................................................21
bs 11.2 SRAM (Optional)......................................................................................................................................21
11.3 Page Register (Optional) .........................................................................................................................21
- O 11.4 Programming and Erasure.......................................................................................................................21
) 12 Control Signals ...................................................................................................................................................22
t(s 12.1 ALE or AS ................................................................................................................................................22
c 12.2 WR or R/W...............................................................................................................................................22
u 12.3 RD/E/DS (DS option not available on 3X1 devices) ................................................................................22
d 12.4 PSEN or PSEN ........................................................................................................................................22
ro 12.5 A19/CSI ...................................................................................................................................................23
P 12.6 Reset Input ..............................................................................................................................................24
te 13 Program/Data Space and the 8031 ....................................................................................................................26
le 14 Systems Applications..........................................................................................................................................27
o 15 Security Mode.....................................................................................................................................................30
s 16 Power Management............................................................................................................................................30
Ob16.1 CSI Input..................................................................................................................................................30
16.2 CMiser Bit ................................................................................................................................................30
16.3 Turbo Bit (ZPSD Only).............................................................................................................................31
16.4 Number of Product Terms in the PAD Logic............................................................................................31
16.5 Composite Frequency of the Input Signals to the PAD Logic..................................................................32
16.6 Loading on I/O Pins .................................................................................................................................33
17 Calculating Power ...............................................................................................................................................34
i