DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

DSPIC33FJ64GP310AT-I/PF View Datasheet(PDF) - Microchip Technology

Part Name
Description
Manufacturer
DSPIC33FJ64GP310AT-I/PF
Microchip
Microchip Technology 
DSPIC33FJ64GP310AT-I/PF Datasheet PDF : 322 Pages
First Prev 171 172 173 174 175 176 177 178 179 180 Next Last
dsPIC33FJXXXGPX06/X08/X10
16.0 SERIAL PERIPHERAL
INTERFACE (SPI)
Note:
This data sheet summarizes the features
of the dsPIC33FJXXXGPX06/X08/X10
family of devices. However, it is not
intended to be a comprehensive reference
source. To complement the information in
this data sheet, refer to Section 18.
“Serial Peripheral Interface (SPI)”
(DS70206) in the “dsPIC33F Family
Reference Manual”, which is available
from the Microchip web site
(www.microchip.com).
The Serial Peripheral Interface (SPI) module is a
synchronous serial interface useful for communicating
with other peripheral or microcontroller devices. These
peripheral devices may be serial EEPROMs, shift
registers, display drivers, ADC, etc. The SPI module is
compatible with SPI and SIOP from Motorola®.
Note:
In this section, the SPI modules are
referred to together as SPIx, or separately
as SPI1 and SPI2. Special Function
Registers will follow a similar notation. For
example, SPIxCON refers to the control
register for the SPI1 or SPI2 module.
Each SPI module consists of a 16-bit shift register,
SPIxSR (where x = 1 or 2), used for shifting data in and
out, and a buffer register, SPIxBUF. A control register,
SPIxCON, configures the module. Additionally, a status
register, SPIxSTAT, indicates various status conditions.
The serial interface consists of 4 pins: SDIx (serial data
input), SDOx (serial data output), SCKx (shift clock input
or output), and SSx (active-low slave select).
In Master mode operation, SCK is a clock output but in
Slave mode, it is a clock input.
FIGURE 16-1:
SCKx
SPI MODULE BLOCK DIAGRAM
SSx
SDOx
SDIx
Sync
Control
Control
Clock
Select
Edge
Shift Control
bit 0
SPIxSR
1:1 to 1:8
Secondary
Prescaler
1:1/4/16/64
Primary FCY
Prescaler
SPIxCON1<1:0>
SPIxCON1<4:2>
Enable
Master Clock
Transfer
Transfer
SPIxRXB SPIxTXB
SPIxBUF
Read SPIxBUF
Write SPIxBUF
16
Internal Data Bus
© 2009 Microchip Technology Inc.
DS70286C-page 171

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]