DSPIC33FJ64GP310AT-I/PF View Datasheet(PDF) - Microchip Technology
Part Name
Description
Manufacturer
DSPIC33FJ64GP310AT-I/PF Datasheet PDF : 322 Pages
| |||
dsPIC33FJXXXGPX06/X08/X10
REGISTER 19-29: CiTRBnDLC: ECAN™ BUFFER n DATA LENGTH CONTROL (n = 0, 1, ..., 31)
R/W-x
EID5
bit 15
R/W-x
EID4
R/W-x
EID3
R/W-x
EID2
R/W-x
EID1
R/W-x
EID0
R/W-x
RTR
R/W-x
RB1
bit 8
U-0
—
bit 7
U-0
U-0
R/W-x
R/W-x
R/W-x
R/W-x
R/W-x
—
—
RB0
DLC3
DLC2
DLC1
DLC0
bit 0
Legend:
R = Readable bit
-n = Value at POR
W = Writable bit
‘1’ = Bit is set
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
x = Bit is unknown
bit 15-10
bit 9
bit 8
bit 7-5
bit 4
bit 3-0
EID<5:0>: Extended Identifier bits
RTR: Remote Transmission Request bit
1 = Message will request remote transmission
0 = Normal message
RB1: Reserved Bit 1
User must set this bit to ‘0’ per CAN protocol.
Unimplemented: Read as ‘0’
RB0: Reserved Bit 0
User must set this bit to ‘0’ per CAN protocol.
DLC<3:0>: Data Length Code bits
REGISTER 19-30: CiTRBnDm: ECAN™ BUFFER n DATA FIELD BYTE m (n = 0, 1, ..., 31; m = 0, 1, ...,
7)(1)
R/W-x
TRBnDm7
bit 7
R/W-x
TRBnDm6
R/W-x
TRBnDm5
R/W-x
R/W-x
TRBnDm4 TRBnDm3
R/W-x
TRBnDm2
R/W-x
TRBnDm1
R/W-x
TRBnDm0
bit 0
Legend:
R = Readable bit
-n = Value at POR
W = Writable bit
‘1’ = Bit is set
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-0
TRBnDm<7:0>: Data Field Buffer ‘n’ Byte ‘m’ bits
Note 1: The Most Significant Byte contains byte (m + 1) of the buffer.
© 2009 Microchip Technology Inc.
DS70286C-page 215
Share Link: 