DSPIC30F2012AT-20E/ML View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

DSPIC30F2012AT-20E/ML

High-Performance, 16-bit Digital Signal Controllers

Microchip Technology

DSPIC30F2012AT-20E/ML Datasheet PDF : 206 Pages

First Prev 61 62 63 64 65 66 67 68 69 70 Next Last

dsPIC30F2011/2012/3012/3013

7.3 Input Change Notification Module

The input change notification module provides the

dsPIC30F devices the ability to generate interrupt

requests to the processor, in response to a change of

state on selected input pins. This module is capable of

detecting input change of states even in Sleep mode,

when the clocks are disabled. There are up to 10

external signals (CN0 through CN7, CN17 and CN18)

that may be selected (enabled) for generating an

interrupt request on a change of state.

TABLE 7-7: INPUT CHANGE NOTIFICATION REGISTER MAP FOR dsPIC30F2011/3012 (BITS 7-0)

SFR

Name

Addr.

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Reset State

CNEN1

CNEN2

CNPU1

CNPU2

Legend:

00C0 CN7IE CN6IE CN5IE

00C2

—

00C4 CN7PUE CN6PUE CN5PUE

00C6

—

— = unimplemented bit, read as ‘0’

CN4IE

—

CN4PUE

—

CN3IE

—

CN3PUE

—

CN2IE

—

CN2PUE

—

CN1IE

—

CN1PUE

—

CN0IE

—

CN0PUE

—

0000 0000 0000 0000

TABLE 7-8: INPUT CHANGE NOTIFICATION REGISTER MAP FOR dsPIC30F2012/3013 (BITS 7-0)

SFR