DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STM8AF6268TC View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
STM8AF6268TC Datasheet PDF : 89 Pages
First Prev 61 62 63 64 65 66 67 68 69 70 Next Last
STM8AF61xx, STM8AF62xx
Electrical characteristics
10.3.8
TIM 1, 2, 3, and 4 timer specifications
Subject to general operating conditions for VDD, fMASTER, and TA unless otherwise specified.
Table 39. TIM 1, 2, 3, and 4 electrical specifications
Symbol
Parameter
Conditions Min Typ
fEXT
Timer external clock frequency(1)
-
-
-
1. Not tested in production. On 64 Kbyte devices, the frequency is limited to 16 MHz.
Max
16
Unit
MHz
10.3.9
SPI serial peripheral interface
Unless otherwise specified, the parameters given in Table 40 are derived from tests
performed under ambient temperature, fMASTER frequency and VDD supply voltage
conditions. tMASTER = 1/fMASTER.
Refer to I/O port characteristics for more details on the input/output alternate function
characteristics (NSS, SCK, MOSI, MISO).
Table 40. SPI characteristics
Symbol
Parameter
Conditions
Min
Max Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master mode
Slave mode
0
VDD < 4.5 V
0
VDD = 4.5 V to 5.5 V
0
10
6(1)
MHz
8(1)
tr(SCK)
tf(SCK)
tsu(NSS)(3)
th(NSS)(3)
tw(SCKH)(3)
tw(SCKL)(3)
SPI clock rise and fall time Capacitive load: C = 30 pF
NSS setup time
NSS hold time
Slave mode
Slave mode
SCK high and low time Master mode
-
25(2)
4 * tMASTER
-
70
-
tSCK/2 - 15 tSCK/2 + 15
tsu(MI)(3)
tsu(SI)(3)
Data input setup time
Master mode
Slave mode
5
-
5
-
th(MI)(3)
th(SI)(3)
Data input hold time
Master mode
Slave mode
7
10
ta(SO)(3)(4) Data output access time Slave mode
-
tdis(SO)(3)(5) Data output disable time Slave mode
25
tv(SO)(3) Data output valid time
Slave mode
VDD < 4.5 V
(after enable edge) VDD = 4.5 V to 5.5 V
-
-
tv(MO)(3) Data output valid time
Master mode (after enable edge)
-
th(SO)(3) Data output hold time
Slave mode (after enable edge)
31
th(MO)(3)
Master mode (after enable edge)
12
1. fSCK < fMASTER/2.
2. The pad has to be configured accordingly (fast mode).
3. Values based on design simulation and/or characterization results, and not tested in production.
-
ns
-
3* tMASTER
75
53
30
-
-
Doc ID 14952 Rev 6
65/89

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]