DSPIC33FJ32GP802-I/SP View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

DSPIC33FJ32GP802-I/SP

High-Performance, 16-bit Digital Signal Controllers

Microchip Technology 

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER 19-4: CiFCTRL: ECAN™ FIFO CONTROL REGISTER

R/W-0

R/W-0

R/W-0

U-0

U-0

U-0

DMABS<2:0>

—

—

—

bit 15

U-0

U-0

—

—

bit 8

U-0

—

bit 7

U-0

U-0

R/W-0

R/W-0

R/W-0

R/W-0

R/W-0

—

—

FSA<4:0>

bit 0

Legend:

R = Readable bit

-n = Value at POR

C = Writable bit, but only ‘0’ can be written to clear the bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 15-13

bit 12-5

bit 4-0

DMABS<2:0>: DMA Buffer Size bits

111 = Reserved

110 = 32 buffers in DMA RAM

101 = 24 buffers in DMA RAM

100 = 16 buffers in DMA RAM

011 = 12 buffers in DMA RAM

010 = 8 buffers in DMA RAM

001 = 6 buffers in DMA RAM

000 = 4 buffers in DMA RAM

Unimplemented: Read as ‘0’

FSA<4:0>: FIFO Area Starts with Buffer bits

11111 = Read buffer RB31

11110 = Read buffer RB30

•

•

•

00001 = Tx/Rx buffer TRB1

00000 = Tx/Rx buffer TRB0

 2009 Microchip Technology Inc.

Preliminary

DS70292D-page 227

Share Link: