DSPIC33FJ128GP802-H/SP View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

DSPIC33FJ128GP802-H/SP

High-Performance, 16-bit Digital Signal Controllers

Microchip Technology 

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

FIGURE 30-9:

SCKx

(CKP = 0)

SCKx

(CKP = 1)

SDOx

SDIx

SPIx MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS

SP11

SP10

SP21

SP20

SP35

MSb

SP31

MSb In

SP40 SP41

SP20

SP21

Bit 14 - - - - - -1

LSb

Bit 14 - - - -1

SP30

LSb In

Note: Refer to Figure 30-1 for load conditions.

TABLE 30-28: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 3.0V to 3.6V

(unless otherwise stated)

Operating temperature -40°C  TA  +85°C for Industrial

-40°C  TA  +125°C for Extended

Param

No.

Symbol

Characteristic(1)

Min Typ(2) Max Units

Conditions

SP10 TscL

SCKx Output Low Time

TCY/2

—

—

ns See Note 3

SP11 TscH

SCKx Output High Time

TCY/2

—

—

ns See Note 3

SP20 TscF

SCKx Output Fall Time

—

—

—

ns See parameter D032

and Note 4

SP21 TscR

SCKx Output Rise Time

—

—

—

ns See parameter D031

and Note 4

SP30 TdoF

SDOx Data Output Fall Time

—

—

—

ns See parameter D032

and Note 4

SP31 TdoR

SDOx Data Output Rise Time

—

—

—

ns See parameter D031

and Note 4

SP35 TscH2doV, SDOx Data Output Valid after

—

6

20

ns

—

TscL2doV SCKx Edge

SP40 TdiV2scH, Setup Time of SDIx Data Input

23

—

—

ns

—

TdiV2scL to SCKx Edge

SP41 TscH2diL, Hold Time of SDIx Data Input

30

—

—

ns

—

TscL2diL to SCKx Edge

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not

violate this specification.

4: Assumes 50 pF load on all SPIx pins.

DS70292D-page 340

Preliminary

 2009 Microchip Technology Inc.

Share Link: