CY8C26643 View Datasheet(PDF) - Cypress Semiconductor
Part Name
Description
Manufacturer
CY8C26643 Datasheet PDF : 148 Pages
| |||
I/O Registers
6.0 I/O Registers
6.1 Port Data Registers
Table 28: Port Data Registers
Bit #
POR
Read/Write
Bit Name
7
0
RW
Data [7]
6
0
RW
Data [6]
5
0
RW
Data [5]
4
0
RW
Data [4]
3
0
RW
Data [3]
2
0
RW
Data [2]
1
0
RW
Data [1]
0
0
RW
Data [0]
Bit [7:0]: Data [7:0] When written is the bits for output on port pins. When read is the state of the port pins
Port 0 Data Register (PRT0DR, Address = Bank 0, 00h)
Port 1 Data Register (PRT1DR, Address = Bank 0, 04h)
Port 2 Data Register (PRT2DR, Address = Bank 0, 08h)
Port 3 Data Register (PRT3DR, Address = Bank 0, 0Ch)
Port 4 Data Register (PRT4DR, Address = Bank 0, 10h)
Port 5 Data Register (PRT5DR, Address = Bank 0, 14h) Note: Port 5 is 4-bits wide, Bit [3:0]
6.2 Port Interrupt Enable Registers
Table 29: Port Interrupt Enable Registers
Bit #
POR
Read/Write
Bit Name
7
0
W
Int En [7]
6
0
W
Int En [6]
5
0
W
Int En [5]
4
0
W
Int En [4]
3
0
W
Int En [3]
2
0
W
Int En [2]
1
0
W
Int En [1]
0
0
W
Int En [0]
Bit [7:0]: Int En [7:0] When written sets the pin interrupt state
0 = Interrupt disabled for pin
1 = Interrupt enabled for pin
Port 0 Interrupt Enable Register (PRT0IE, Address = Bank 0, 01h)
Port 1 Interrupt Enable Register (PRT1IE, Address = Bank 0, 05h)
Port 2 Interrupt Enable Register (PRT2IE, Address = Bank 0, 09h)
Port 3 Interrupt Enable Register (PRT3IE, Address = Bank 0, 0Dh)
Port 4 Interrupt Enable Register (PRT4IE, Address = Bank 0, 11h)
Port 5 Interrupt Enable Register (PRT5IE, Address = Bank 0, 15h) Note: Port 5 is 4-bits wide
September 5, 2002
Document #: 38-12010 CY Rev. ** CMS Rev. 3.20
31
Share Link: 