ST72334J4TC View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST72334J4TC

8-bit MCU for automotive with single voltage Flash/ROM memory, ADC, 16-bit timers, SPI, SCI interfaces

STMicroelectronics 

ST72334xx-Auto, ST72314xx-Auto, ST72124Jx-Auto

13.4 SERIAL PERIPHERAL INTERFACE (SPI)

13.4.1 Introduction

The Serial Peripheral Interface (SPI) allows full-

duplex, synchronous, serial communication with

external devices. An SPI system may consist of a

master and one or more slaves or a system in

which devices may be either masters or slaves.

The SPI is normally used for communication be-

tween the microcontroller and external peripherals

or another microcontroller.

Refer to the PIN DESCRIPTION chapter for the

device-specific pinout.

13.4.2 Main Features

■ Full duplex, three-wire synchronous transfers

■ Master or slave operation

■ 4 master mode frequencies

■ Maximum slave mode frequency = fCPU/4

■ 4 programmable master bit rates

■ Programmable clock polarity and phase

■ End of transfer interrupt flag

■ Write collision flag protection

■ Master mode fault protection capability

13.4.3 General description

The SPI is connected to external devices through

four alternate pins:

– MISO: Master In Slave Out pin

– MOSI: Master Out Slave In pin

– SCK: Serial Clock pin

– SS: Slave select pin

A basic example of interconnections between a

single master and a single slave is illustrated on

Figure 41.

The MOSI pins are connected together as are

MISO pins. In this way data is transferred serially

between master and slave (most significant bit

first).

When the master device transmits data to a slave

device via MOSI pin, the slave device responds by

sending data to the master device via the MISO

pin. This implies full duplex transmission with both

data out and data in synchronized with the same

clock signal (which is provided by the master de-

vice via the SCK pin).

Thus, the byte transmitted is replaced by the byte

received and eliminates the need for separate

transmit-empty and receiver-full bits. A status flag

is used to indicate that the I/O operation is com-

plete.

Four possible data/clock timing relationships may

be chosen (see Figure 44) but master and slave

must be programmed with the same timing mode.

Figure 41. Serial Peripheral Interface Master/Slave

MASTER

MSBit

LSBit

8-BIT SHIFT REGISTER

MISO

MISO

MSBit

SLAVE

LSBit

8-BIT SHIFT REGISTER

MOSI

MOSI

SPI

CLOCK

GENERATOR

SCK

SS +5V

SCK

SS

73/150

Share Link: