STM8S005K6 STM8S005C6
Memory and register map
Address
0x00 5266
Block Register label Register name
Reset status
TIM1_CCR1L TIM1 capture/ compare register 1 low 0x00
0x00 5267
TIM1_CCR2H TIM1 capture/ compare register 2 high 0x00
0x00 5268
TIM1_CCR2L TIM1 capture/ compare register 2 low 0x00
0x00 5269
TIM1_CCR3H TIM1 capture/ compare register 3 high 0x00
0x00 526A
TIM1_CCR3L TIM1 capture/ compare register 3 low 0x00
0x00 526B
TIM1_CCR4H TIM1 capture/ compare register 4 high 0x00
0x00 526C
TIM1_CCR4L TIM1 capture/ compare register 4 low 0x00
0x00 526D
TIM1_BKR
TIM1 break register
0x00
0x00 526E
TIM1_DTR
TIM1 dead-time register
0x00
0x00 526F
TIM1_OISR
TIM1 output idle state register
0x00
0x00 5270 to
0x00 52FF
Reserved area (147 bytes)
0x00 5300
TIM2 TIM2_CR1
TIM2 control register 1
0x00
0x00 5301
TIM2_IER
TIM2 interrupt enable register
0x00
0x00 5302
TIM2_SR1
TIM2 status register 1
0x00
0x00 5303
TIM2_SR2
TIM2 status register 2
0x00
0x00 5304
TIM2_EGR
TIM2 event generation register
0x00
0x00 5305
TIM2_CCMR1
TIM2 capture/ compare mode
register 1
0x00
0x00 5306
TIM2_CCMR2
TIM2 capture/ compare mode
register 2
0x00
DocID022186 Rev 3
35/103