STM32L151C8T6TR View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

STM32L151C8T6TR

Ultra-low-power 32-bit MCU ARM®-based Cortex®-M3, 128KB Flash, 16KB SRAM, 4KB EEPROM, LCD, USB, ADC, DAC

STMicroelectronics 

STM32L151x6/8/B STM32L152x6/8/B

Revision history

Date

25-Feb-2011

Table 73. Document revision history (continued)

Revision

Changes

Updated Table 23: Typical and maximum current consumptions in

Standby mode on page 66 (IDD (WU from Standby) instead of (IDD

(WU from Stop).

Table 25: Low-power mode wakeup timings on page 69: updated

condition for Wakeup from Stop mode, regulator in Run mode;

updated max values for Wakeup from Stop mode, regulator in low

power mode; updated max values for tWUSTDBY.

Table 24: Peripheral current consumption on page 67: updated

values for column Low power sleep and run; updated Flash values;

renamed ADC1 to ADC; updated IDD (LCD) value; updated units;

added values for IDD (RTC) and IDD (IWDG); updated footnote 1 and 3;

added foot note 2 concerning ADC.

Table 26: High-speed external user clock characteristics on

page 70: added min value for tw(HSE)/tw(HSE) OSC_IN high or low

time; added max value for tr(HSE)/tf(HSE) OSC_IN rise or fall time;

updated IL for typ and max values.

Table 27: Low-speed external user clock characteristics on page 71:

updated max value for IL.

Table 28: HSE oscillator characteristics on page 72: renamed i2 as

IHSE and updated max value; updated max values for IDD(HSE).

Table 29: LSE oscillator characteristics (fLSE = 32.768 kHz) on

page 73: updated max value for ILSE.

4

Table 30: HSI oscillator characteristics on page 75: updated some

(continued) min and max values for ACCHSI.

Table 32: MSI oscillator characteristics on page 76: updated

parameter, typ, and max values for DVOLT(MSI).

Table 35: Flash memory and data EEPROM characteristics on

page 78: updated typ values for tprog.

Table 44: I/O AC characteristics on page 84: updated some max

values for 01, 10, and 11; updated min value; updated footnotes.

Table 55: ADC accuracy on page 95: updated typ values and some

of the test conditions for ENOB, SINAD, SNR, and THD.

Table 57: DAC characteristics on page 99: updated footnote 7 and

added footnote 8.

Updated leakage value in Figure 27: Typical connection diagram

using the ADC.

Added Figure 28: Maximum dynamic current consumption on

VREF+ supply pin during ADC conversion.

Added Table 56: RAIN max for fADC = 16 MHz on page 98

Figure 29: Power supply and reference decoupling (VREF+ not

connected to VDDA): replaced all 10 nF capacitors with 100 nF

capacitors.

Figure 30: Power supply and reference decoupling (VREF+

connected to VDDA): replaced 10 nF capacitor with 100 nF

capacitor.

DocID17659 Rev 12

127/133

132

Share Link: