STM32L152CBT6 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

STM32L152CBT6

Ultra-low-power 32-bit MCU ARM®-based Cortex®-M3, 128KB Flash, 16KB SRAM, 4KB EEPROM, LCD, USB, ADC, DAC

STMicroelectronics 

STM32L151x6/8/B STM32L152x6/8/B

Revision history

Date

26-Oct-2012

07-Feb-2013

Table 73. Document revision history (continued)

Revision

Changes

Updated cover page.

Updated Section 3.10: ADC (analog-to-digital converter)

Updated Table 3: Functionalities depending on the operating power

supply range, added Table 4: CPU frequency range depending on

dynamic voltage scaling and Table 5: Working mode-dependent

functionalities (from Run/active down to standby).

Updated Table 27: Low-speed external user clock

characteristicsAdded footnote 2. in Table 14: Embedded reset and

power control block characteristics

Updated Table 22: Typical and maximum current consumptions in

Stop mode and Table 23: Typical and maximum current

consumptions in Standby mode

Updated footnote 4. in Table 22: Typical and maximum current

7

consumptions in Stop mode

Updated Table 44: I/O AC characteristics

Updated Table 47: I2C characteristics

Updated Table 49: SPI characteristics

Updated Section 6.3.9: Memory characteristics

Updated “non-robust” Table 54: ADC characteristics

Removed the note “position of 4.7 µf capacitor” in Section 6.1.6:

Power supply scheme

Updated Table 66: UFQFPN48 7 x 7 mm, 0.5 mm pitch, ultra thin

fine-pitch quad flat no-lead package mechanical data

Updated Table 65: LQFP48 7 x 7 mm, 48-pin low-profile quad flat

package mechanical data

Added the resistance of TFBGA in Table 71: Thermal characteristics

Added Figure 50: Thermal resistance

Removed AHB1/AHB2 in Figure 1: Ultralow power

STM32L15xx6/8/B block diagram

Added IWDG and WWDG rows in Table 5: Working mode-

dependent functionalities (from Run/active down to standby).

Updated IDD (Supply current during wakeup time from Standby

mode) in Table 23: Typical and maximum current consumptions in

Standby mode

The comment "HSE = 16 MHz(2) (PLL ON for fHCLK above 16

MHz)" replaced by "fHSE = fHCLK up to 16 MHz included, fHSE =

8

fHCLK/2 above 16 MHz (PLL ON)(2)” in Table 19: Current

consumption in Sleep mode

Updated Stop mode current to 1.2 µA in Ultra-low-power platform

Updated entire Section 7: Package information

Removed alternate function “I2C2_SMBA” for GPIO pin “PH2” in

Table 8: STM32L15xx6/8/B pin definitions

Updated Table 27: Low-speed external user clock characteristics

and definition of symbol “RAIN” in Table 54: ADC characteristics

Removed first sentence in I2C interface characteristics

DocID17659 Rev 12

129/133

132

Share Link: