STM32L151CBU6TTR View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

STM32L151CBU6TTR

Ultra-low-power 32-bit MCU ARM®-based Cortex®-M3, 128KB Flash, 16KB SRAM, 4KB EEPROM, LCD, USB, ADC, DAC

STMicroelectronics 

Revision history

STM32L151x6/8/B STM32L152x6/8/B

Date

30-Jan-2015

28-Apr-2016

Table 73. Document revision history (continued)

Revision

Changes

Updated DMIPS features in cover page and Section 2: Description.

Updated Table 8: STM32L151x6/8/B and STM32L152x6/8/B pin

definitions and Table 9: Alternate function input/output putting

additional functions.

11

Updated package top view marking in Section 7.1: Package

mechanical data.

Updated Figure 9: Memory map.

Updated Table 56: Maximum source impedance RAIN max adding

note 2.

Updated Table 72: Ordering information scheme.

Updated Section 7: Package information structure: Paragraph titles

and paragraph heading level.

Updated Section 7: Package information for all package device

markings, adding text for device orientation versus pin 1/ ball A1

identifier.

Updated Figure 34: LQFP100 14 x 14 mm, 100-pin package top

view example removing gate mark.

Updated Table 64: LQFP64 10 x 10 mm, 64-pin low-profile quad flat

package mechanical data.

Updated Section 7.5: UFBGA100 7 x 7 mm, 0.5 mm pitch, ultra thin

fine-pitch ball grid array package information adding Table 68:

UFBGA100 7 x 7 mm, 0.5 mm pitch, recommended PCB design

rules and Figure 45: UFBGA100 7 x 7 mm, 0.5 mm pitch, package

recommended footprint.

Updated Section 7.6: TFBGA64 5 x 5 mm, 0.5 mm pitch, thin fine-

pitch ball grid array package information adding Table 70: TFBGA64

12

5 x 5 mm, 0.5 mm pitch, recommended PCB design rules and

changing Figure 48: TFBGA64, 5 x 5 mm, 0.5 mm pitch,

recommended footprint.

Updated Table 16: Embedded internal reference voltage

temperature coefficient at 100ppm/°C.

Updated note 3 below Table 16.

Updated Table 61: Comparator 2 characteristics new maximum

threshold voltage temperature coefficient at 100ppm/°C.

Updated Table 39: ESD absolute maximum ratings CDM class.

Updated all the notes, removing ‘not tested in production’.

Updated Table 10: Voltage characteristics adding note about VREF-

pin.

Updated Table 5: Working mode-dependent functionalities (from

Run/active down to standby) LSI and LSE functionalities putting “Y”

in Standby mode.

Removed note 1 below Figure 2: Clock tree.

Updated Table 57: DAC characteristics resistive load.

132/133

DocID17659 Rev 12

Share Link: