STM32F301C8T7(2014) View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
STM32F301C8T7
(Rev.:2014)
(Rev.:2014)
STMicroelectronics
STM32F301C8T7 Datasheet PDF : 132 Pages
| |||
STM32F301x6 STM32F301x8
Functional overview
3.17
Inter-integrated circuit interfaces (I2C)
The devices feature three I2C bus interfaces which can operate in multimaster and slave
mode. Each I2C interface can support standard (up to 100 kHz), fast (up to 400 kHz) and
fast mode + (up to 1 MHz) modes.
All I2C interfaces support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses
(2 addresses, 1 with configurable mask). They also include programmable analog and
digital noise filters.
Table 6. Comparison of I2C analog and digital filters
Analog filter
Digital filter
Pulse width of
suppressed spikes
Benefits
 50 ns
Available in Stop mode
Drawbacks
Variations depending on
temperature, voltage, process
Programmable length from 1 to 15
I2C peripheral clocks
1. Extra filtering capability vs.
standard requirements.
2. Stable length
Wakeup from Stop on address
match is not available when digital
filter is enabled.
In addition, it provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability,
Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and
ALERT protocol management. It also has a clock domain independent from the CPU clock,
allowing the I2Cx (x=1,3) to wake up the MCU from Stop mode on address match.
The I2C interfaces can be served by the DMA controller.
Refer to Table 7 for the features available in I2C1, I2C2 and I2C3.
Table 7. STM32F301x6/8 I2C implementation
I2C features(1)
I2C1
I2C2
I2C3
7-bit addressing mode
X
X
X
10-bit addressing mode
X
X
X
Standard mode (up to 100 kbit/s)
X
X
X
Fast mode (up to 400 kbit/s)
X
X
X
Fast Mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)
X
X
X
Independent clock
X
X
X
SMBus
X
X
X
Wakeup from STOP
X
X
X
1. X = supported.
DocID025146 Rev 3
25/132
50
Share Link: 