DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PIC18F2450-I/SO View Datasheet(PDF) - Microchip Technology

Part Name
Description
Manufacturer
PIC18F2450-I/SO Datasheet PDF : 324 Pages
First Prev 291 292 293 294 295 296 297 298 299 300 Next Last
PIC18F2450/4450
TABLE 21-17: A/D CONVERTER CHARACTERISTICS: PIC18F2450/4450 (INDUSTRIAL)
PIC18LF2450/4450 (INDUSTRIAL)
Param
No.
Symbol
Characteristic
Min
Typ
Max Units
Conditions
A01 NR
Resolution
10
bit ΔVREF 3.0V
A03 EIL
Integral Linearity Error
<±1
LSb ΔVREF 3.0V
A04 EDL Differential Linearity Error
<±1
LSb ΔVREF 3.0V
A06 EOFF Offset Error
<±2
LSb ΔVREF 3.0V
A07 EGN
A10 —
Gain Error
Monotonicity
<±1
Guaranteed(1)
LSb ΔVREF 3.0V
— VSS VAIN VREF
A20 ΔVREF Reference Voltage Range
(VREFH – VREFL)
1.8
3
V VDD < 3.0V
V VDD 3.0V
A21 VREFH Reference Voltage High
VSS
VREFH
V
A22 VREFL Reference Voltage Low
VSS – 0.3V — VDD – 3.0V V
A25 VAIN Analog Input Voltage
VREFL
VREFH
V
A30 ZAIN Recommended Impedance of
2.5
kΩ
Analog Voltage Source
A50 IREF VREF Input Current(2)
5
μA During VAIN acquisition.
150
μA During A/D conversion
cycle.
Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
2: VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source.
VREFL current is from RA2/AN2/VREF- pin or VSS, whichever is selected as the VREFL source.
FIGURE 21-14: A/D CONVERSION TIMING
BSF ADCON0, GO
(Note 2)
131
Q4
130
A/D CLK 132
A/D DATA
9
8 7 ... ... 2
1
0
ADRES
ADIF
GO
SAMPLE
OLD_DATA
SAMPLING STOPPED
NEW_DATA
TCY(1)
DONE
Note 1:
2:
If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction
to be executed.
This is a minimal RC delay (typically 100 ns), which also disconnects the holding capacitor from the analog input.
© 2008 Microchip Technology Inc.
DS39760D-page 293

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]