ST6253C View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST6253C

8-bit MCUs with A/D converter, safe reset, auto-reload timer, EEPROM and SPI

STMicroelectronics 

ST6253C ST6263C ST6263B ST6260C ST6260B

AUTO-RELOAD TIMER (Cont’d)

It should be noted that the reload values will also

affect the value and the resolution of the duty cycle

of PWM output signal. To obtain a signal on ARTI-

Mout, the contents of the ARCP register must be

greater than the contents of the ARRC register.

The maximum available resolution for the ARTI-

Mout duty cycle is:

Resolution = 1/[256-(ARRC)]

Where ARRC is the content of the Reload/Capture

register. The compare value loaded in the Com-

pare Register, ARCP, must be in the range from

(ARRC) to 255.

Figure 29. Auto-reload Timer PWM Function

The ARTC counter is initialized by writing to the

ARRC register and by then setting the TCLD (Tim-

er Load) and the TEN (Timer Clock Enable) bits in

the Mode Control register, ARMC.

Enabling and selection of the clock source is con-

trolled by the CC0, CC1, SL0 and SL1 bits in the

Status Control Register, ARSC1. The prescaler di-

vision ratio is selected by the PS0, PS1 and PS2

bits in the ARSC1 register.

In Auto-reload Mode, any of the three available

clock sources can be selected: Internal Clock, In-

ternal Clock divided by 3 or the clock signal

present on the ARTIMin pin.

COUNTER

255

COMPARE

VALUE

RELOAD

REGISTER

000

PWM OUTPUT

tHIGH

tLOW

t

t

VR001852

47/83

Share Link: