PSD853F4A-12M View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
PSD853F4A-12M Datasheet PDF : 128 Pages
| |||
PSD8XXFX
AC/DC parameters
Table 49.
Symbol
CPLD combinatorial timing (3 V devices) (continued)
Parameter
Conditions
-12
Min Max
-15
Min Max
-20
Min Max
PT
Aloc
Turbo
off
Slew
rate
(1)
Unit
tARPW
CPLD register clear
or preset pulse width
25
30
35
+ 20
ns
tARD
CPLD array delay
Any
macrocell
25
29
33 + 4
ns
1. Fast Slew Rate output available on PA3-PA0, PB3-PB0, and PD2-PD0. Decrement times by given amount.
Figure 40. Synchronous clock mode timing – PLD
tCH
tCL
t(s) CLKIN
roduc INPUT
te P REGISTERED
OUTPUT
tS
tH
tCO
ole AI02860
Obs Table 50. CPLD macrocell Synchronous clock mode timing (5 V devices)
t(s) - Symbol Parameter
Conditions
-70
-90
Min Max Min Max
-15
Min Max
Fast
PT
Turbo Slew
rate
Unit
Aloc off
(1)
uc Maximum
d frequency
ro External
P feedback
1/(tS+tCO)
40.0
30.30
25.00
MHz
Obsolete fMAX
Maximum
frequency
Internal
feedback (fCNT)
Maximum
1/(tS+tCO–10)
66.6
43.48
31.25
MHz
frequency
1/(tCH+tCL)
83.3
50.00
35.71
MHz
Pipelined data
tS
Input setup time
12
15
20
+ 2 + 10
ns
tH
Input hold time
0
0
0
ns
tCH
Clock high time Clock input 6
10
15
ns
tCL
Clock low time Clock input 6
10
15
ns
tCO
Clock to output
delay
Clock input
13
18
22
– 2 ns
Doc ID 7833 Rev 7
101/128
Share Link: 