PSD834F4A-20UI View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

PSD834F4A-20UI

Flash in-system programmable (ISP) ipherals for 8-bit MCUs, 5 V

STMicroelectronics 

PSD8XXFX

I/O ports

16.6

Address In mode

For MCUs that have more than 16 address signals, the higher addresses can be connected

to port A, B, C, and D. The address input can be latched in the input macrocell (IMC) by

Address Strobe (ALE/AS, PD0). Any input that is included in the DPLD equations for the

SRAM, or primary or secondary Flash memory is considered to be an address input.

16.7 Data port mode

Port A can be used as a data bus port for a MCU with a non-multiplexed address/data bus.

The Data port is connected to the data bus of the MCU. The general I/O functions are

disabled in port A if the port is configured as a Data port.

roduct(s) - Obsolete Product(s) 16.8

Peripheral I/O mode

Peripheral I/O mode can be used to interface with external peripherals. In this mode, all of

port A serves as a tri-state, bi-directional data buffer for the MCU. Peripheral I/O mode is

enabled by setting Bit 7 of the VM register to a ’1.’ Figure 26 shows how port A acts as a bi-

directional buffer for the MCU data bus if Peripheral I/O mode is enabled. An equation for

PSEL0 and/or PSEL1 must be written in PSDabel. The buffer is tri-stated when PSEL0 or

PSEL1 is not active.

Figure 26. Peripheral I/O mode

RD

PSEL0

PSEL1

PSEL

VM REGISTER BIT 7

D0 - D7

DATA BUS

PA0 - PA7

lete P WR

Obso AI02886

16.9 JTAG in-system programming (ISP)

Port C is JTAG compliant, and can be used for in-system programming (ISP). You can

multiplex JTAG operations with other functions on port C because in-system programming

(ISP) is not performed in normal operating mode. For more information on the JTAG port,

see Section 19: Programming in-circuit using the JTAG serial interface.

Doc ID 7833 Rev 7

71/128

Share Link: