PIC32MX250F128C-I/SO View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

PIC32MX250F128C-I/SO

32-bit Microcontrollers (up to 128 KB Flash and 32 KB SRAM) with Audio and Graphics Interfaces, USB, and Advanced Analog

Microchip Technology 

PIC32MX1XX/2XX

FIGURE 29-12: SPIx MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

SSX

SCKX

(CKP = 0)

SP50

SP71 SP70

SP52

SP73 SP72

SCKX

(CKP = 1)

SP35

SP72 SP73

SDOX

MSb

Bit 14 - - - - - -1

SDIX

SP40

SP30,SP31

MSb In

Bit 14 - - - -1

SP41

Note: Refer to Figure 29-1 for load conditions.

LSb

SP51

LSb In

TABLE 29-28: SPIx MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

Standard Operating Conditions: 2.3V to 3.6V

AC CHARACTERISTICS

(unless otherwise stated)

Operating temperature -40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +105°C for V-temp

Param.

No.

Symbol

Characteristics(1)

Min. Typ.(2) Max. Units

Conditions

SP70 TSCL

SCKx Input Low Time (Note 3)

TSCK/2 —

—

ns

—

SP71 TSCH

SCKx Input High Time (Note 3)

TSCK/2 —

—

ns

—

SP72 TSCF

SCKx Input Fall Time

—

—

—

ns See parameter DO32

SP73 TSCR

SCKx Input Rise Time

—

—

—

ns See parameter DO31

SP30 TDOF

SDOx Data Output Fall Time (Note 4)

—

—

—

ns See parameter DO32

SP31 TDOR

SDOx Data Output Rise Time (Note 4) —

—

—

ns See parameter DO31

SP35 TSCH2DOV, SDOx Data Output Valid after

TSCL2DOV SCKx Edge

—

—

15

ns VDD > 2.7V

—

—

20

ns VDD < 2.7V

SP40 TDIV2SCH, Setup Time of SDIx Data Input

10

—

—

ns

—

TDIV2SCL to SCKx Edge

SP41 TSCH2DIL, Hold Time of SDIx Data Input

TSCL2DIL to SCKx Edge

10

—

—

ns

—

SP50 TSSL2SCH, SSx ↓ to SCKx ↑ or SCKx Input

175

—

—

ns

—

TSSL2SCL

SP51 TSSH2DOZ SSx ↑ to SDOx Output

High-Impedance (Note 3)

5

— 25 ns

—

SP52 TSCH2SSH SSx after SCKx Edge

TSCL2SSH

TSCK + 20 —

—

ns

—

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in “Typical” column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only

and are not tested.

3: The minimum clock period for SCKx is 40 ns.

4: Assumes 50 pF load on all SPIx pins.

© 2011 Microchip Technology Inc.

Preliminary

DS61168C-page 265

Share Link: