DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

UPSD3212C-40U6 View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
UPSD3212C-40U6 Datasheet PDF : 163 Pages
First Prev 111 112 113 114 115 116 117 118 119 120 Next Last
uPSD3212A, uPSD3212C, uPSD3212CV
Ports A and B – Functionality and Structure
Ports A and B have similar functionality and struc-
ture, as shown in Figure 61. The two ports can be
configured to perform one or more of the following
functions:
MCU I/O Mode
CPLD Output – Macrocells McellAB7-
McellAB0 can be connected to Port A or Port
B. McellBC7-McellBC0 can be connected to
Port B or Port C.
CPLD Input – Via the Input Macrocells (IMC).
Latched Address output – Provide latched
address output as per Table 91., page 115.
Open Drain/Slew Rate – pins PA3-PA0 and
PB3-PB0 can be configured to fast slew rate,
pins PA7-PA4 and PB7-PB4 can be
configured to Open Drain Mode.
Peripheral Mode – Port A only (80-pin
package)
Figure 61. Port A and Port B Structure
WR
ADDRESS
ALE
DATA OUT
REG.
DQ
DQ
G
MACROCELL OUTPUTS
READ MUX
P
D
B
CONTROL REG.
DQ
WR
DIR REG.
DQ
WR
ENABLE PRODUCT TERM (.OE)
CPLD - INPUT
DATA OUT
ADDRESS
A[ 7:0]
OUTPUT
MUX
DATA IN
OUTPUT
SELECT
ENABLE OUT
PORT
A OR B PIN
INPUT
MACROCELL
AI06605
118/163

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]