PRELIMINARY DATA SHEET
MSP 3400C
6.2.2. Control Register ‘MODE_REG’
The register ‘MODE_REG’ contains the control bits de-
termining the operation mode of the MSP 3400C; Table
6–7 explains all bit positions.
Table 6–7: Control word ‘MODE_REG’: All bits are “0” after power-on-reset
Bit
Function
Comment
Definition
[0]
DMA_SYNC1)
Synchronization to DMA
0 : off
1 : on
[1]
DCTR_TRI
[2]
I2S_TRI
Digital control out 0/1 tristate
I2S outputs tristate (I2S_CL,
I2S_WS, I2S_DA_OUT)
0 : active
1 : tristate
0 : active
1 : tristate
[3]
I2S Mode1)
[4]
I2S_WS Mode
Master/Slave mode of the
I2S bus
WS due to the Sony or
Philips-Format
0 : Master
1 : Slave
0 : Sony
1 : Philips
[5]
Audio_CL_OUT
switch Audio_Clock_Output 0 : on
to tristate
1 : tristate
[6]
not used
must be 0
[7]
FM1 FM2
MSPC-channel 1 mode
[8]
AM
MSPC-channel 1/2 mode
0 : FM
1 : AM
[9]
HDEV
High Deviation Mode
(channel matrix must be
sound A )
0 : normal mode
1 : high deviation mode
[10]
not used
[11]
S-Bus Mode2)
mode of Pins S_CL and S_ID
must be 1
0 : Tristate
1 : Active
[12]
FM2 FIR Filter Gain
(FM2 = Ch1)
see table 6–10
0 : Gain = 6 dB
1 : Gain = 0 dB
[13]
FM2 FIR Filter Coeff. Set see table 6–10
(FM2 = Ch1)
0 : use FIR_REG_1
1 : use FIR_REG_2
[14]
ADR
Mode of ADR Interface
0 : normal mode
1 : ADR mode
[15]
AM-Gain
additional gain in AM-mode
0 : 0 dB
1 : +12 dB
1) In case of synchronization to DMA, no I2S-slave mode possible.
In case of I2S-slave mode, no synchronization to DMA allowed. I2S-Slave mode dominates.
2) The normal operation mode is ‘Tristate’; SBUS is only used in conjunction with DMA.
Recom-
mendation
X
0
0
X
X
X
0
s.Table 6–8
s.Table 6–8
s.Table 6–8
1
0
0
0
X
0
X: Depend-
ing on mode
Micronas
23