AD5392BSTZ-3(RevF) View Datasheet(PDF) - Analog Devices
Part Name
Description
Manufacturer
AD5392BSTZ-3
(Rev.:RevF)
(Rev.:RevF)
Analog Devices
AD5392BSTZ-3 Datasheet PDF : 44 Pages
| |||
Data Sheet
AD5390/AD5391/AD5392 ON-CHIP SPECIAL
FUNCTION REGISTERS
The AD5390/AD5391/AD5392 contain a number of special
function registers (SFRs) as shown in Table 21. SFRs are
addressed with REG1 = 0 and REG0 = 0 and are decoded using
Address Bit A3 to Bit A0.
Table 21. SFR Register Functions (REG1 = 0, REG0 = 0)
R/ W A3 A2 A1 A0 Function
X
0
0
0
0
NOP (no operation)
0
0
0
0
1
Write CLR code
0
0
0
1
0
Soft CLR
0
1
0
0
0
Soft power-down
0
1
0
0
1
Soft power-up
0
1
1
0
0
Control register write
1
1
1
0
0
Control register read
0
1
0
1
0
Monitor channel
0
1
1
1
1
Soft reset
SFR Commands
NOP (No Operation)
REG1 = REG0 = 0, A3 to A0 = 0000
Performs no operation, but is useful in readback mode to clock
out data on SDO for diagnostic purposes. BUSY outputs a low
during a NOP operation.
Write CLR Code
REG1 = REG0 = 0, A3 to A0 = 0001
DB13 to DB0 = Contain the CLR data
Bringing the CLR line low or exercising the soft clear function
loads the contents of the DAC registers with the data contained
in the user-configurable CLR register and sets VOUT 0 to
VOUT 15, accordingly. This can be very useful not only for
setting up a specific output voltage in a clear condition but for
calibration purposes. For calibration, the user can load full scale
or zero scale to the clear code register and then issue a hardware
or software clear to load this code to all DACs, removing the
need for individual writes to all DACs. Default on power-up
is all zeros.
Soft CLR
REG1 = REG0 = 0, A3 to A0 = 0010
DB13 to DB0 = Don’t Care
Executing this instruction performs the CLR, which is
functionally the same as that provided by the external CLR pin.
The DAC outputs are loaded with the data in the CLR code
register. The time taken to execute fully the SOFT CLR is
20 µs on the AD5390/AD5391 and 15 µs on the AD5392. It
is indicated by the BUSY low time.
AD5390/AD5391/AD5392
Soft Power-Down
REG1 = REG0 = 0, A3 to A0 = 1000
DB13 to DB0 = Don’t Care
Executing this instruction performs a global power-down,
which puts all channels into a low power mode, reducing analog
current to 1 µA maximum and digital power consumption to
20 µA maximum. In power-down mode, the output amplifier
can be configured as a high impedance output or can provide a
100 kΩ load to ground. The contents of all internal registers are
retained in power-down mode.
Soft Power-Up
REG1 = REG0 = 0, A3 to A0 =1001
DB13 to DB0 = Don’t Care
This instruction is used to power up the output amplifiers and
the internal references. The time to exit power-down mode is
8 µs. The hardware power-down and software functions are
internally combined in a digital OR function.
Soft Reset
REG1 = REG0 = 0, A5 to A0 = 001111
DB13 to DB0 = Don’t Care
This instruction is used to implement a software reset. All
internal registers are reset to their default values, which
correspond to m at full scale and c at zero scale. The contents
of the DAC registers are cleared, setting all analog outputs to
0 V. The soft reset activation time is 135 µs maximum. Only
perform a soft reset when the AD5390/AD5391/AD5392 is not
in power-down mode.
Monitor Channel
REG1 = REG0 = 0, A3 to A0 = 01010
DB13 to DB8 = Contain data to address the channel to be
monitored
A monitor function is provided on all devices. This feature,
consisting of a multiplexer addressed via the interface, allows
any channel output to be routed to the MON_OUT pin for
monitoring using an external ADC. In addition to monitoring
all output channels, two external inputs are also provided,
allowing the user to monitor signals external to the AD5390/
AD5391/AD5392. The channel monitor function must be
enabled in the control register before any channels are routed to
the MON_OUT pin. On the AD5390 and AD5392 14-bit parts,
DB13 to DB8 contain the channel address for the monitored
channel. On the AD5391 12-bit part, DB11 to DB6 contain the
channel address for the channel to be monitored. Selecting
Address 63 three-states the MON_OUT pin.
The channel monitor decoding for the AD5390/AD5392 is
shown in Table 22 and the monitor decoding for the AD5391 is
shown in Table 23.
Rev. F | Page 31 of 44
Share Link: 