DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ML6440 View Datasheet(PDF) - Micro Linear Corporation

Part Name
Description
Manufacturer
ML6440 Datasheet PDF : 18 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ML6440
ABSOLUTE MAXIMUM RATINGS
Absolute maximum ratings are those values beyond which
the device could be permanently damaged. Absolute
maximum ratings are stress ratings only and functional
device operation is not implied.
VCC ............................................................................. 7V
Analog & Digital I/O ............. GND – 0.3V to VCC + 0.3V
Input Current .......................................................... 20µA
Junction Temperature ............................................. 150°C
Storage Temperature Range...................... –65°C to 150°C
q Lead Temperature (Soldering, 10 sec) ..................... 260°C
Thermal Resistance ( JA) ...................................... 67°C/W
OPERATING CONDITIONS
Temperature Range ........................................ 0°C to 70°C
VCC Range ............................................... 4.75V to 5.25V
ELECTRICAL CHARACTERISTICS
Unless otherwise specified, VCC = 5V ±5%, CL = 50pF, TA = Operating Temperature Range (Notes 1, 2)
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX UNITS
SUPPLY
ICC Supply Current
VCC=5.25V, CLK=14.75 MHz,
PAL Square Pixel
60
90
mA
AVCC
LOGIC
Analog Supply Voltage
Recommend Operation
VCC–0.6 VCC–0.4 V
VIL
VIH
IIL
IIH
CIN
VOL
VOH
Low Level Input Voltage
High Level Input Voltage
Low Level Input Current
High Level Input Current
Input Capacitance
Low Level Output Voltage
High Level Output Voltage
Output Current
IOL = –2mA
IOH = 2mA
3-state Mode
VCC – 1.5
5
VCC – 1.0
0.8
V
V
10
µA
10
µA
pF
0.4
V
V
10
µA
COUT Output Capacitance
SYSTEM TIMING
3-state Mode
5
pF
fCLK CLK Input Frequency
Square Pixel PAL
Square Pixel NTSC
14.75
12.70
MHz
MHz
CCIR601
13.50
MHz
tSU Setup Time to Rising CLK Edge
Clock Low Duration
Clock High Duration
Input Rise Time
Input Fall Time
Data Valid after Rising CLK Edge
3-state Delay Time, Output Enable
3-state Delay Time, Output Disable
Output Rise time
Output Fall time
fCLK = 14.75MHz
fCLK = 14.75MHz
fCLK = 14.75MHz
fCLK = 14.75MHz, 10% to 90%
fCLK = 14.75MHz, 90% to 10%
fCLK = 14.75MHz
fCLK = 14.75MHz
fCLK = 14.75MHz
fCLK = 14.75MHz, 10% to 90%
fCLK = 14.75MHz, 90% to 10%
10
ns
30
ns
45
ns
20
ns
20
ns
20
ns
20
ns
20
ns
20
ns
20
ns
4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]