PSD913G3V-B-90UI Ver la hoja de datos (PDF) - STMicroelectronics

Número de pieza

componentes Descripción

Fabricante

PSD913G3V-B-90UI

Flash In-System Programmable (ISP) Peripherals For 8-bit MCUs

STMicroelectronics 

PSD9XX Family

The

PSD9XX

Functional

Blocks

(cont.)

Figure 5. Priority Level of Memory and I/O Components

Preliminary Information

Highest Priority

Lowest Priority

Level 1

SRAM, I /O

Level 2

Secondary Flash Memory

Level 3

Main Flash Memory

9.1.3.1. Memory Select Configuration for MCUs with Separate Program and Data Spaces

The 8031 and compatible family of microcontrollers, which includes the 80C51, 80C151,

80C251, 80C51XA, and the C500 family have separate address spaces for code memory

(selected using PSEN) and data memory (selected using RD). Any of the memories

within the PSD9XX can reside in either space or both spaces. This is controlled through

manipulation of the VM register that resides in the PSD’s CSIOP space.

The VM register is set using PSDsoft to have an initial value. It can subsequently be

changed by the microcontroller so that memory mapping can be changed on-the-fly.

For example, you may wish to have SRAM and Flash in Data Space at boot, and Boot

Block in Program Space at boot, and later swap Boot Block and Flash. This is easily done

with the VM register by using PSDsoft to configure it for boot up and having the microcon-

troller change it when desired.

Table 13 describes the VM Register.

Table 13. VM Register

Bit 7* Bit 6* Bit 5*

Bit 4

Bit 3

FL_Data Boot_Data

Bit 2

FL_Code

Bit 1

Bit 0

Boot_Code SRAM_Code

*

*

*

0 = RD 0 = RD

0 = PSEN 0 = PSEN 0 = PSEN

can’t can’t

can’t

can’t

can’t

access access

access access

access

Flash Secondary Flash

Secondary SRAM

Flash

Flash

*

*

*

1 = RD 1 = RD

1 = PSEN 1 = PSEN 1 = PSEN

access access

access access

access

Flash Secondary Flash

Secondary SRAM

Flash

Flash

NOTE: Bits 5-7 are not used, should set to “0”.

28

Share Link: