STM32F207VE Ver la hoja de datos (PDF) - STMicroelectronics

Número de pieza

componentes Descripción

Fabricante

STM32F207VE

ARM-based 32-bit MCU, 150DMIPs, up to 1 MB Flash/128+4KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera

STMicroelectronics 

Electrical characteristics

STM32F20xxx

Table 79. Switching characteristics for PC Card/CF read and write cycles in I/O space(1)(2)

Symbol

Parameter

Min

Max

Unit

tw(NIOWR)

FSMC_NIOWR low width

8THCLK - 0.5

-

ns

tv(NIOWR-D) FSMC_NIOWR low to FSMC_D[15:0] valid

-

5THCLK- 1

ns

th(NIOWR-D) FSMC_NIOWR high to FSMC_D[15:0] invalid

8THCLK- 3

-

ns

td(NCE4_1-NIOWR) FSMC_NCE4_1 low to FSMC_NIOWR valid

-

5THCLK+ 1.5

ns

th(NCEx-NIOWR) FSMC_NCEx high to FSMC_NIOWR invalid

5THCLK

-

ns

td(NIORD-NCEx) FSMC_NCEx low to FSMC_NIORD valid

-

5THCLK+ 1

ns

th(NCEx-NIORD) FSMC_NCEx high to FSMC_NIORD) valid

5THCLK– 0.5

-

ns

tw(NIORD)

FSMC_NIORD low width

8THCLK+ 1

-

ns

tsu(D-NIORD)

FSMC_D[15:0] valid before FSMC_NIORD

high

9.5

ns

td(NIORD-D) FSMC_D[15:0] valid after FSMC_NIORD high

0

ns

1. CL = 30 pF.

2. Based on characterization, not tested in production.

NAND controller waveforms and timings

Figure 68 through Figure 71 represent synchronous waveforms, together with Table 80 and

Table 81 provides the corresponding timings. The results shown in this table are obtained

with the following FSMC configuration:

● COM.FSMC_SetupTime = 0x01;

● COM.FSMC_WaitSetupTime = 0x03;

● COM.FSMC_HoldSetupTime = 0x02;

● COM.FSMC_HiZSetupTime = 0x01;

● ATT.FSMC_SetupTime = 0x01;

● ATT.FSMC_WaitSetupTime = 0x03;

● ATT.FSMC_HoldSetupTime = 0x02;

● ATT.FSMC_HiZSetupTime = 0x01;

● Bank = FSMC_Bank_NAND;

● MemoryDataWidth = FSMC_MemoryDataWidth_16b;

● ECC = FSMC_ECC_Enable;

● ECCPageSize = FSMC_ECCPageSize_512Bytes;

● TCLRSetupTime = 0;

● TARSetupTime = 0;

In all timing tables, the THCLK is the HCLK clock period.

138/177

Doc ID 15818 Rev 9

Share Link: